A Novel Low Power Technique for FinFET Domino OR Logic

Excessive scaling of complementary metal oxide semiconductor (CMOS) technology is the main reason of large power dissipation in electronic circuits. Very large-scale integration (VLSI) industry has...

[1]  Saibal Mukhopadhyay,et al.  Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits , 2003, Proc. IEEE.

[2]  Sherif M. Sharroush,et al.  Analysis of the subthreshold CMOS logic inverter , 2016, Ain Shams Engineering Journal.

[3]  Mohammad Hossein Moaiyeri,et al.  Energy and area efficient imprecise compressors for approximate multiplication at nanoscale , 2019, AEU - International Journal of Electronics and Communications.

[4]  Sandeep Garg,et al.  FDSTDL: Low‐power technique for FinFET domino circuits , 2019, Int. J. Circuit Theory Appl..

[5]  Rohit Lorenzo,et al.  LCNT-an approach to minimize leakage power in CMOS integrated circuits , 2017 .

[6]  Dhamin Al-Khalili,et al.  UDSM subthreshold leakage model for NMOS transistor stacks , 2008, Microelectron. J..

[7]  José G. Delgado-Frias,et al.  Full-VDD and near-threshold performance of 8T FinFET SRAM cells , 2017, Integr..

[8]  Mohd. Hasan,et al.  Variability aware low leakage reliable SRAM cell design technique , 2012, Microelectron. Reliab..

[9]  Kavita Khare,et al.  Performance evaluation of domino logic circuits for wide fan-in gates with FinFET , 2018 .

[10]  Ali Peiravi,et al.  Robust low leakage controlled keeper by current-comparison domino for wide fan-in gates , 2012, Integr..

[11]  Shaahin Hessabi,et al.  A robust and low-power near-threshold SRAM in 10-nm FinFET technology , 2018 .

[12]  Manisha Pattanaik,et al.  Process, Voltage and Temperature Variations Aware Low Leakage Approach for Nanoscale CMOS Circuits , 2014, J. Low Power Electron..

[13]  José G. Delgado-Frias,et al.  Effective Low Leakage 6T and 8T FinFET SRAMs: Using Cells With Reverse-Biased FinFETs, Near-Threshold Operation, and Power Gating , 2020, IEEE Transactions on Circuits and Systems II: Express Briefs.

[14]  Manisha Pattanaik,et al.  Design of Low Leakage Variability Aware ONOFIC CMOS Standard Cell Library , 2016, J. Circuits Syst. Comput..

[15]  C. Y. Roger Chen,et al.  Transistor and pin reordering for leakage reduction in CMOS circuits , 2016, Microelectron. J..

[16]  W. Yeh,et al.  The Impact of Fin Number on Device Performance and Reliability for Multi-Fin Tri-Gate n- and p-Type FinFET , 2018, IEEE Transactions on Device and Materials Reliability.

[17]  Randy W. Mann,et al.  Bias-Dependent Variation in FinFET SRAM , 2020, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  N. Ranganathan,et al.  LECTOR: a technique for leakage reduction in CMOS circuits , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Sandeep Garg,et al.  A New Technique for Designing Low-Power High-Speed Domino Logic Circuits in FinFET Technology , 2019, J. Circuits Syst. Comput..

[20]  Manisha Pattanaik,et al.  Techniques for Low Leakage nanoscale VLSI Circuits: a Comparative Study , 2014, J. Circuits Syst. Comput..

[21]  Michael Franz,et al.  Power reduction techniques for microprocessor systems , 2005, CSUR.

[22]  Volkan Kursun,et al.  FinFET domino logic with independent gate keepers , 2009, Microelectron. J..

[23]  Manisha Pattanaik,et al.  ONOFIC approach: low power high speed nanoscale VLSI circuits design , 2014 .

[24]  Harsh Sohal,et al.  Sleepy CMOS-Sleepy Stack (SC-SS): A Novel High Speed, Area and Power Efficient Technique for VLSI Circuit Design , 2019, J. Circuits Syst. Comput..