论文信息 - Design of Energy Efficient Sinusoidal PWM Waveform Generator on FPGA

Design of Energy Efficient Sinusoidal PWM Waveform Generator on FPGA

In this investigation, we are designing an energy efficient sinusoidal PWM Waveform Generator on a FPGA which obviously consumes less amount of power. The used power is obtained by varying ambient temperature level and then checking corresponding amount of energy consumed. There is a reduction of Leakage power in the percentage of 60.86 %, 52.17 %, 39.13 % and 21.73 % when we scaled down ambient temperature from 50 (C) to 0, 12.5, 25, 37.5 (C) respectively. SPARTAN-6 family FPGA is being used to implement sinusoidal PWM waveform generator.

[1] Bishwajeet Pandey,et al. SSTL based Low Power Thermal Efficient WLAN Specific 32 bit ALU Design on 28 nm FPGA , 2016 .

[2] Tanesh Kumar,et al. Mobile DDR IO Standard Based High Performance Energy Efficient Portable ALU Design on FPGA , 2014, Wirel. Pers. Commun..

[3] Tanesh Kumar,et al. FPGA Based Low Power DES Algorithm Design And Implementation using HTML Technology , 2016 .

[4] Bishwajeet Pandey,et al. SSTL Based Power Efficient Implementation of DES Security Algorithm on 28nm FPGA , 2015 .

[5] Bishwajeet Pandey,et al. Thermal aware Internet of Things Enable Energy Efficient Encoder Design for Security on FPGA , 2015 .

[6] CTHS Based Energy Efficient Thermal Aware Image ALU Design on FPGA , 2015, Wirel. Pers. Commun..

[7] Bishwajeet Pandey,et al. HSTL IO Standards Based Processor Specific Green Counter Design on 90nm FPGAAbhay Saxena , 2016 .

[8] Bishwajeet Pandey,et al. HSTL IO Standard Based Energy Efficient Multiplier Design using Nikhilam Navatashcaramam Dashatah on 28nm FPGA , 2015 .

[9] Tanesh Kumar,et al. Input/output Buffer based Vedic Multiplier Design for Thermal Aware Energy Efficient Digital Signal Processing on 28nm FPGA , 2016 .