Sampling Circuits That Break the kT/C Thermal Noise Limit

Several circuit-level techniques are described which are used to reduce or cancel thermal noise and break the so-called kT/C limit. kT/C noise describes the total thermal noise power added to a signal when a sample is taken on a capacitor. In the first proposed technique, the sampled thermal noise is reduced by altering the relationship between the sampling bandwidth and the dominant noise source, providing a powerful, new degree of freedom in circuit design. In the second proposed technique, thermal noise sampled on an input capacitor is actively canceled using an amplifier, so that the noise at the amplifier output can be controlled independently of input capacitor size. Measurements from two test chips are presented which demonstrate sampled thermal noise power reduction of 48% and 67%, respectively, when compared with conventional kT/C-limited sampling.

[1]  P. Gray,et al.  A low-noise chopper-stabilized differential switched-capacitor filtering technique , 1981, 1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  J. R. Pierce.  Physical Sources of Noise , 1956, Proceedings of the IRE.

[3]  Ron Kapusta,et al.  Sampling circuits that break the kT/C thermal noise limit , 2014, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[4]  Eitake Ibaragi,et al.  A 4-channel 20-to300 Mpixel/s analog front-end with sampled thermal noise below kT/C for digital SLR cameras , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[5]  P. Gray,et al.  All-MOS charge redistribution analog-to-digital conversion techniques. I , 1975, IEEE Journal of Solid-State Circuits.

[6]  D. L. Fried.  Analog sample-data filters , 1972 .

[7]  A. G. Jordan,et al.  Theory of noise in metal oxide semiconductor devices , 1965 .

[8]  Marvin H. White,et al.  Characterization of surface channel CCD image arrays at low light levels , 1974 .

[9]  L. Blanquart,et al.  Pixel noise suppression via SoC management of tapered reset in a 1920/spl times/1080 CMOS image sensor , 2005, IEEE Journal of Solid-State Circuits.

[10]  B. Baylac,et al.  Low-level MOS transistor amplifier using storage techniques , 1973 .

[11]  K. W. Martin.  New clock feedthrough cancellation technique for analogue MOS switched-capacitor circuits , 1982 .

[12]  Boyd Fowler,et al.  Reset noise reduction in capacitive sensors , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[13]  W. R. Clark,et al.  D-C Amplifier Stabilized for Zero and Gain , 1948, Transactions of the American Institute of Electrical Engineers.

[14]  Gabor C. Temes,et al.  Design-oriented estimation of thermal noise in switched-capacitor circuits , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  B. Pain,et al.  Reset noise suppression in two-dimensional CMOS photodiode pixels through column-based feedback-reset , 2002, Digest. International Electron Devices Meeting,.