A radiation hardened hybrid spintronic/CMOS nonvolatile unit using magnetic tunnel junctions

Conventional complementary metal-oxide semiconductor (CMOS)-based devices are approaching their physical limits to continue the Moore's law. Spintronic devices that exploit the intrinsic spin freedom of the electron in addition to its fundamental electrical charge show great potential in nanoscale technology nodes. In particular, hybrid spintronic/CMOS technology based on magnetic tunnel junctions (MTJs) has been considered as a very promising approach thanks to the high speed, low power, good scalability and full compatibility of MTJs with CMOS technology. It is also considered as a potential technology for high-reliability electronics due to the intrinsic hardness to the radiation effect of the MTJs. However, hybrid spintronic/CMOS circuits are still vulnerable to the radiation effect due to their CMOS peripheral circuits (e.g. write/read circuits) during the access operations. In this paper, we propose a radiation hardened hybrid spintronic/CMOS nonvolatile unit to address this issue effectively. By using a physics-based pMTJ compact model and a 40 nm CMOS design kit, hybrid simulations are performed to demonstrate the performance of the proposed unit. The simulation results show that the proposed unit is quite robust against radiation effects with less overhead in terms of hardware area and power consumption compared with the previous works.

[1]  Kenji Yamamoto,et al.  Hierarchical adaptive nanostructured PVD coatings for extreme tribological applications: the quest for nonequilibrium states and emergent behavior , 2012, Science and technology of advanced materials.

[2]  Weisheng Zhao,et al.  High Speed, High Stability and Low Power Sensing Amplifier for MTJ/CMOS Hybrid Logic Circuits , 2009, IEEE Transactions on Magnetics.

[3]  Bernard Dieny,et al.  A novel architecture of non-volatile magnetic arithmetic logic unit using magnetic tunnel junctions , 2014 .

[4]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[5]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .

[6]  B.L. Bhuva,et al.  Charge Collection and Charge Sharing in a 130 nm CMOS Technology , 2006, IEEE Transactions on Nuclear Science.

[7]  Claude Chappert,et al.  Hardening Techniques for MRAM-Based Nonvolatile Latches and Logic , 2012, IEEE Transactions on Nuclear Science.

[8]  Macrospin model of precessional spin-transfer-torque switching in planar magnetic tunnel junctions with perpendicular polarizer , 2013 .

[9]  Jinkui Tang,et al.  Conclusion and Perspective , 2015 .

[10]  B. Diény,et al.  Thermally assisted MRAMs: ultimate scalability and logic functionalities , 2013 .

[11]  X. Moya,et al.  Non-volatile electrically-driven repeatable magnetization reversal with no applied magnetic field , 2013, Nature Communications.

[12]  R. W. Dave,et al.  A 4-Mb toggle MRAM based on a novel bit and switching method , 2005, IEEE Transactions on Magnetics.

[13]  J. Patel,et al.  A Gate-Level Simulation Environment for Alpha-Particle-Induced Transient Faults , 1996, IEEE Trans. Computers.

[14]  Jian-Ping Wang,et al.  Programmable spintronics logic device based on a magnetic tunnel junction element , 2005 .

[15]  Cecilia Metra,et al.  High-Performance Robust Latches , 2010, IEEE Transactions on Computers.

[16]  Stuart A. Wolf,et al.  Spintronics : A Spin-Based Electronics Vision for the Future , 2009 .

[17]  Lionel Torres,et al.  A hybrid magnetic/complementary metal oxide semiconductor three-context memory bit cell for non-volatile circuit design , 2014 .

[18]  Seong-Ook Jung,et al.  A Magnetic Tunnel Junction Based Zero Standby Leakage Current Retention Flip-Flop , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  C. L. Axness,et al.  Mechanisms Leading to Single Event Upset , 1986, IEEE Transactions on Nuclear Science.

[20]  Jing Guo,et al.  Novel Low-Power and Highly Reliable Radiation Hardened Memory Cell for 65 nm CMOS Technology , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[21]  Douglas Sheldon,et al.  Single Event Latchup (SEL) and Total Ionizing Dose (TID) of a 1 Mbit Magnetoresistive Random Access Memory (MRAM) , 2010, 2010 IEEE Radiation Effects Data Workshop.

[22]  Seong-Ook Jung,et al.  MTJ based non-volatile flip-flop in deep submicron technology , 2011, 2011 International SoC Design Conference.

[23]  Kumiko Nomura,et al.  Ultra low power processor using perpendicular-STT-MRAM/SRAM based hybrid cache toward next generation normally-off computers , 2012 .

[24]  Ahmad Patooghy,et al.  Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies , 2009, IET Comput. Digit. Tech..

[25]  J. Slonczewski Current-driven excitation of magnetic multilayers , 1996 .

[26]  G. Donohoe,et al.  Magnetic Flip Flops for Space Applications , 2006, IEEE Transactions on Magnetics.

[27]  Israel Koren,et al.  Fault-sensitivity analysis and reliability enhancement of analog-to-digital converters , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[28]  A. Fert,et al.  The emergence of spin electronics in data storage. , 2007, Nature materials.

[29]  S. Bandiera,et al.  Perpendicular switching of a single ferromagnetic layer induced by in-plane current injection , 2011, Nature.

[30]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[31]  Mohamed Elghefari,et al.  Radiation effects assessment of MRAM devices , 2008 .