Simulation and Experimental Characterization of a Unified Memory Device with Two Floating-Gates

The operation of a novel unified memory device using two floating-gates is described through experimental characterization of a fabricated proof-of-concept device and confirmed through simulation. The dynamic, nonvolatile, and concurrent modes of the device are described in detail. Simulations show that the device compares favorably to conventional memory devices. Applications enabled by this unified memory device are discussed, highlighting the dramatic impact this device could have on next generation memory architectures.

[1]  Ken Uchida,et al.  Non-volatile Si quantum memory with self-aligned doubly-stacked dots , 2000 .

[2]  Gaurav Bisht,et al.  Metal Nanocrystal Memory With Pt Single-and Dual-Layer NC With Low-Leakage Al 2 O 3 Blocking Dielectric , 2009 .

[3]  Veena Misra,et al.  Ultimate scalability of TaN metal floating gate with incorporation of high-K blocking dielectrics for Flash memory applications , 2010, 2010 International Electron Devices Meeting.

[4]  Paul D. Franzon,et al.  A novel double floating-gate unified memory device , 2012, 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC).

[5]  Kamran Afshari.  Nonvolatile Memory with Multi-Stack Nanocrystals as Floating Gates , 2008 .

[6]  Paul D. Franzon,et al.  Computing with Novel Floating-Gate Devices , 2011, Computer.

[7]  E. Kan,et al.  Operational and reliability comparison of discrete-storage nonvolatile memories: advantages of single- and double-layer metal nanocrystals , 2003, IEEE International Electron Devices Meeting 2003.

[8]  Jin-Woo Han,et al.  Polysilicon Channel TFT With Separated Double-Gate for Unified RAM (URAM)—Unified Function for Nonvolatile SONOS Flash and High-Speed Capacitorless 1T-DRAM , 2010, IEEE Transactions on Electron Devices.

[9]  Luiz André Barroso,et al.  The Case for Energy-Proportional Computing , 2007, Computer.

[10]  S. Mahapatra,et al.  Metal Nanocrystal Memory With Pt Single- and Dual-Layer NC With Low-Leakage $\hbox{Al}_{2}\hbox{O}_{3}$ Blocking Dielectric , 2008, IEEE Electron Device Letters.

[11]  Jong-Ho Lee,et al.  Novel Double-Gate 1T-DRAM Cell Using Nonvolatile Memory Functionality for High-Performance and Highly Scalable Embedded DRAMs , 2010, IEEE Transactions on Electron Devices.