Power-Aware SE Analysis of Different FF Designs at the 14-/16-nm Bulk FinFET CMOS Technology Node

As the minimum feature size on an integrated circuit continues to shrink aggressively toward deep submicrometer, the radiation-induced single-event (SE) upset (SEU) has become a prominent concern. Various radiation-hardening-by-design (RHBD) techniques have been developed to achieve a satisfactory SE tolerance for flip-flop (FF) designs. To enable low supply voltage for ICs and overcome the “power wall,” the lowest power consumption of different RHBD techniques to meet the target SEU cross section is studied in this paper. A comparative analysis of three representative RHBD FFs and an unhardened FF fabricated at the 14-/16-nm bulk FinFET CMOS technology generation shows that at least $2\times $ power dissipation reduction may be achieved by using RHBD FFs at appropriate supply voltage without degrading SE tolerance.

[1]  B. Gilbert,et al.  Autonomous bit error rate testing at multi-gbit/s rates implemented in a 5AM SiGe circuit for radiation effects self test (CREST) , 2005, IEEE Transactions on Nuclear Science.

[2]  R. Lacoe.  Improving Integrated Circuit Performance Through the Application of Hardness-by-Design Methodology , 2008, IEEE Transactions on Nuclear Science.

[3]  Ronald D. Schrimpf,et al.  Bias Dependence of Single-Event Upsets in 16 nm FinFET D-Flip-Flops , 2015, IEEE Transactions on Nuclear Science.

[4]  Kazutoshi Kobayashi,et al.  A 16 nm FinFET radiation-hardened flip-flop, bistable cross-coupled dual-modular-redundancy FF for terrestrial and outer-space highly-reliable systems , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[5]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[7]  Kwen-Siong Chong,et al.  Experimental investigation into radiation-hardening-by-design (RHBD) flip-flop designs in a 65nm CMOS process , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[8]  D. R. Ball,et al.  SE performance of a Schmitt-trigger-based D-flip-flop design in a 16-nm bulk FinFET CMOS process , 2016, 2016 IEEE International Reliability Physics Symposium (IRPS).

[9]  L.T. Clark,et al.  An Area and Power Efficient Radiation Hardened by Design Flip-Flop , 2006, IEEE Transactions on Nuclear Science.

[10]  Taejoong Song,et al.  13.2 A 14nm FinFET 128Mb 6T SRAM with VMIN-enhancement techniques for low-power applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[11]  L. W. Massengill,et al.  Impact of Supply Voltage and Frequency on the Soft Error Rate of Logic Circuits , 2013, IEEE Transactions on Nuclear Science.

[12]  Jonathan Chang,et al.  A 16 nm 128 Mb SRAM in High- $\kappa$ Metal-Gate FinFET Technology With Write-Assist Circuitry for Low-VMIN Applications , 2014, IEEE Journal of Solid-State Circuits.

[13]  Miodrag Potkonjak,et al.  Power optimization of variable-voltage core-based systems , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[15]  L. Chen,et al.  A Quatro-Based 65-nm Flip-Flop Circuit for Soft-Error Resilience , 2017, IEEE Transactions on Nuclear Science.

[16]  L. W. Massengill,et al.  Frequency Dependence of Alpha-Particle Induced Soft Error Rates of Flip-Flops in 40-nm CMOS Technology , 2012, IEEE Transactions on Nuclear Science.

[17]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.

[18]  T. Vladimirova,et al.  Radiation Hardening by Design of Asynchronous Logic for Hostile Environments , 2009, IEEE Journal of Solid-State Circuits.