Design of charge pump circuit with consideration of gate-oxide reliability in low-voltage CMOS processes

A new charge pump circuit with consideration of gate-oxide reliability is designed with two pumping branches in this paper. The charge transfer switches in the new proposed circuit can be completely turned on and turned off, so its pumping efficiency is higher than that of the traditional designs. Moreover, the maximum gate-source and gate-drain voltages of all devices in the proposed charge pump circuit do not exceed the normal operating power supply voltage (VDD). Two test chips have been implemented in a 0.35-/spl mu/m 3.3-V CMOS process to verify the new proposed charge pump circuit. The measured output voltage of the new proposed four-stage charge pump circuit with each pumping capacitor of 2 pF to drive the capacitive output load is around 8.8 V under 3.3-V power supply (VDD = 3.3 V), which is limited by the junction breakdown voltage of the parasitic pn-junction in the given process. The new proposed circuit is suitable for applications in low-voltage CMOS processes because of its high pumping efficiency and no overstress across the gate oxide of devices.

[1]  J. F. Dickson,et al.  On-chip high-voltage generation in MNOS integrated circuits using an improved voltage multiplier technique , 1976 .

[2]  Guido Groeseneken,et al.  Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits , 1989 .

[3]  C. Hu,et al.  Projecting gate oxide reliability and optimizing reliability screens , 1990 .

[4]  S. Yamada,et al.  A 5 V-only 0.6 mu m flash EEPROM with row decoder scheme in triple-well structure , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  S. Yamada,et al.  A 16-Mb flash EEPROM with a new self-data-refresh scheme for a sector erase operation , 1994 .

[6]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[7]  K. Sawada,et al.  An on-chip high-voltage generator circuit for EEPROMs with a power supply voltage below 2 V , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[8]  Elyse Rosenbaum,et al.  Circuit-level simulation of TDDB failure in digital CMOS circuits , 1995 .

[9]  S. Saeki,et al.  Bit-line clamped sensing multiplex and accurate high voltage generator for quarter-micron flash memories , 1996, IEEE J. Solid State Circuits.

[10]  J.C. Chen,et al.  A 2.7 V only 8 Mb/spl times/16 NOR flash memory , 1996, 1996 Symposium on VLSI Circuits. Digest of Technical Papers.

[11]  T. Tanzawa,et al.  A dynamic analysis of the Dickson charge pump circuit , 1997, IEEE J. Solid State Circuits.

[12]  Kihwan Choi,et al.  Floating-well Charge Pump Circuits For Sub-2.0V Single Power Supply Flash Memories , 1997 .

[13]  Jieh-Tsorng Wu,et al.  MOS charge pumps for low-voltage operation , 1998, IEEE J. Solid State Circuits.

[14]  Hongchin Lin,et al.  Novel high positive and negative pumping circuits for low supply voltage , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[15]  R. St.Pierre.  Low-power BiCMOS op-amp with integrated current-mode charge pump , 2000, IEEE Journal of Solid-State Circuits.

[16]  Y. J. Park,et al.  A new charge pump without degradation in threshold voltage due to body effect [memory applications] , 2000, IEEE Journal of Solid-State Circuits.

[17]  W. Weber,et al.  Charge sharing concept and new clocking scheme for power efficiency and electromagnetic emission improvement of boosted charge pumps , 2000, IEEE Journal of Solid-State Circuits.

[18]  E. Vandamme,et al.  Impact of MOSFET gate oxide breakdown on digital circuit operation and reliability , 2000 .

[19]  Jinn-Shyan Wang,et al.  A high-efficiency CMOS charge pump circuit , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[20]  Gabor C. Temes,et al.  Area efficient CMOS charge pump circuits , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[21]  Hongchin Lin,et al.  New four-phase generation circuits for low-voltage charge pumps , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[22]  Kentaro Watanabe,et al.  High-voltage transistor scaling circuit techniques for high-density negative-gate channel-erasing NOR flash memories , 2002 .

[23]  Ken Takeuchi,et al.  Circuit techniques for a 1.8-V-only NAND flash memory , 2002, IEEE J. Solid State Circuits.

[24]  H. Mantooth,et al.  A high voltage Dickson charge pump in SOI CMOS , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[25]  Chia-Sheng Tsai,et al.  A new charge pump circuit dealing with gate-oxide reliability issue in low-voltage processes , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).