An efficient channel routing algorithm for defective arrays
暂无分享,去创建一个
[1] C.H. Stapper,et al. Integrated circuit yield statistics , 1983, Proceedings of the IEEE.
[2] Melvin A. Breuer,et al. On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays , 1984, IEEE Transactions on Computers.
[3] Hee Yong Youn,et al. A Highly Efficient Design for Reconfiguring the Processor Array in VLSI , 1988, ICPP.
[4] Israel Koren. A reconfigurable and fault-tolerant VLSI multiprocessor array , 1981, ISCA '81.
[5] Frank Thomson Leighton,et al. Wafer-Scale Integration of Systolic Arrays , 1985, IEEE Trans. Computers.
[6] Renato Stefanelli,et al. Reconfigurable architectures for VLSI processing arrays , 1986 .
[7] Hee Yong Youn,et al. On Area Efficient and Fault Tolerant Tree Embedding In VLSI , 1987, ICPP.
[8] Abbas El Gamal,et al. Configuration of VLSI Arrays in the Presence of Defects , 1984, JACM.
[9] Sun-Yuan Kung,et al. Fault-Tolerant Array Processors Using Single-Track Switches , 1989, IEEE Trans. Computers.
[10] Hee Yong Youn,et al. On Implementing Large Binary Tree Architectures in VLSI and WSI , 1989, IEEE Trans. Computers.