Design of a low power image watermarking encoder using dual voltage and frequency

In this paper, we propose a VLSI architecture and provide prototype implementation of a chip that can insert both invisible and visible watermarks in DCT domain. To our knowledge, this is the first ever low power watermarking chip having such watermarking functionalities. Various techniques, such as multiple voltages, multiple frequency, and clock gating are incorporated to reduce power consumption of the chip. The proposed architecture has a three stage pipeline structure and also uses parallelism to improve the overall performance. A prototype chip is designed and verified using various Cadence and Synopsys tools using TSMC 0.25 /spl mu/m technology. It runs at a dual frequency of 280 MHz and 70 MHz and at a dual voltage of 2.5 V and 1.5 V and contains 1.4 M transistors. The average power consumption of the chip is estimated to be 0.3 mW, which is five times less than its single supply voltage and single frequency operation.

[1]  Mohan S. Kankanhalli,et al.  A DCT domain visible watermarking technique for images , 2000, 2000 IEEE International Conference on Multimedia and Expo. ICME2000. Proceedings. Latest Advances in the Fast Changing World of Multimedia (Cat. No.00TH8532).

[2]  Ranga Vemuri,et al.  An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[3]  Saraju P. Mohanty,et al.  VLSI implementation of visible watermarking for secure digital still camera design , 2004, 17th International Conference on VLSI Design. Proceedings..

[4]  J. Vandewege,et al.  Implementation of a real-time digital watermarking process for broadcast monitoring on a TriMedia VLIW processor , 2000 .

[5]  Dennis Sylvester,et al.  Pushing ASIC performance in a power envelope , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[6]  Ingemar J. Cox,et al.  Secure spread spectrum watermarking for multimedia , 1997, IEEE Trans. Image Process..

[7]  Ranga Vemuri,et al.  An effective design system for dynamically reconfigurable architectures , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).

[8]  Deepa Kundur,et al.  Hardware implementation perspectives of digital video watermarking algorithms , 2003, IEEE Trans. Signal Process..

[9]  Saraju P. Mohanty,et al.  VLSI implementation of invisible digital watermarking algorithms towards the development of a secure JPEG encoder , 2003, 2003 IEEE Workshop on Signal Processing Systems (IEEE Cat. No.03TH8682).