A new analytical approach of the impact of jitter on continuous time delta sigma converters
暂无分享,去创建一个
[1] Maurits Ortmanns,et al. A continuous-time /spl Sigma//spl Delta/ Modulator with reduced sensitivity to clock jitter through SCR feedback , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.
[2] W. Snelgrove,et al. Clock jitter and quantizer metastability in continuous-time delta-sigma modulators , 1999 .
[3] M. Ortmanns,et al. Fundamental limits of jitter insensitivity in discrete and continuous-time sigma delta modulators , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[4] Andreas Wiesbauer,et al. On the jitter requirements of the sampling clock for analog-to-digital converters , 2002 .
[5] Omid Oliaei. Continuous-time sigma-delta modulator incorporating semi-digital FIR filters , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..
[6] Bernhard E. Boser,et al. The design of sigma-delta modulation analog-to-digital converters , 1988 .