An efficient physical and predictive model (the Berkeley short-channel insulated-gate FET model, or BSIM3) for deep-submicrometer MOSFETs is presented with emphasis on both digital and analog applications. BSIM3 has extensive built-in dependences of important dimensional and processing parameters such as channel length, width, gate oxide thickness, junction depth, substrate doping concentration, and LDD (lightly doped drain) structures. The model is compact, and time-consuming functions are excluded. The ease of parameter extraction was a major consideration. The number of parameters is small (/spl sim/25), and every parameter has a physical meaning; the effects of parameters on output characteristics are very predictive. This feature of BSIM3 makes statistical study of the device fabrication process possible. BSIM3 has been implemented in SPICE3 and the divergence problem is also greatly improved.
[1]
M. C. Jeng,et al.
A physical model for MOSFET output resistance
,
1992,
1992 International Technical Digest on Electron Devices Meeting.
[2]
N. G. Einspruch.
VLSI electronics: Microstructure science. Volume 9
,
1982
.
[3]
C.G. Sodini,et al.
The effect of high fields on MOS device and circuit performance
,
1984,
IEEE Transactions on Electron Devices.
[4]
R. R. Troutman,et al.
VLSI limitations from drain-induced barrier lowering
,
1979
.
[5]
C. Hu,et al.
Threshold voltage model for deep-submicrometer MOSFETs
,
1993
.