Specification of Timed EFSM Fault Models in SDL

In this paper, we apply our timing fault modeling strategy to writing formal specifications for communication protocols. Using the formal language of Specification and Description Language (SDL), we specify the Controller process of rail-road crossing system, a popular benchmark for real-time systems. Our extended finite state machine (EFSM) model has the capability of representing a class of timing faults, which otherwise may not be detected in an IUT. Hit-or-Jumpalgorithm is applied to the SDL specification based on our EFSM model to generate a test sequence that can detect these timing faults. This application of fault modeling into SDL specification ensures the synchronization among the timing constraints of different processes, and enables generation of portable test sequences since they can be easily represented in other formal notations such as TTCN or MSC.

[1]  Ana R. Cavalli,et al.  Hit-or-Jump: An algorithm for embedded testing with applications to IN services , 1999, FORTE.

[2]  Constance L. Heitmeyer,et al.  A Benchmark for Comparing Different Approaches for Specifying and Verifying Real-Time Systems , 1993 .

[3]  E.R. Vieira,et al.  Test case generation based on time constraints , 2005, Second International Conference on Embedded Software and Systems (ICESS'05).

[4]  Hasan Ural,et al.  Optimal length test sequence generation using distinguishing sequences , 1993, TNET.

[5]  Constance L. Heitmeyer,et al.  Comparing different approaches for specifying and verifying real-time systems , 1993 .

[6]  M. Ümit Uyar,et al.  A method enabling feasible conformance test sequence generation for EFSM models , 2004, IEEE Transactions on Computers.

[7]  Itu-T.  Specification and Description Language (SDL) , 1999 .

[8]  Ferhat Khendek,et al.  Timed test cases generation based on state characterization technique , 1998, Proceedings 19th IEEE Real-Time Systems Symposium (Cat. No.98CB36279).

[9]  Paul D. Amer,et al.  Test Generation in the Presence of Conflicting Timers , 2000, TestCom.

[10]  Nancy A. Lynch,et al.  The generalized railroad crossing: a case study in formal verification of real-time systems , 1994, 1994 Proceedings Real-Time Systems Symposium.

[11]  Tho Le-Ngoc,et al.  Formal description of real-time systems using SDL , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[12]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[13]  Ferhat Khendek,et al.  Fault coverage in testing real-time systems , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[14]  Henning Schulzrinne,et al.  RTP: A Transport Protocol for Real-Time Applications , 1996, RFC.

[15]  Ferhat Khendek,et al.  Timed Wp-Method: Testing Real-Time Systems , 2002, IEEE Trans. Software Eng..

[16]  Paul D. Amer,et al.  A technique to generate feasible tests for communications systems with multiple timers , 2003, TNET.

[17]  Samrat S. Batth,et al.  Timing Fault Models for Systems with Multiple Timers , 2005, TestCom.

[18]  Henning Schulzrinne,et al.  Real Time Streaming Protocol (RTSP) , 1998, RFC.