NoCs simulation framework for OMNeT++

As chip density keeps doubling every process generation, the use of Network-on-Chip becomes the prevalent architecture of SoC, MPSoC and large scale CMP designs. To that end, diverse NoC solutions are developed by the industry and the research community in order to meet heterogeneous on-chip communication requirements. Consequently, there is a growing need to rely on a simulation tools in order to explore, evaluate and optimize these new NoC architectures and topologies. The simulation platform is based on OMNeT++. It provides an open-source, modular, scalable, extendible and fully parameterizable framework for modeling NoC. In this demo we describe the structure of this framework.

[1]  Omer Khan,et al.  Darsim: A Parallel Cycle-Level NoC Simulator , 2010 .

[2]  Nasser Alzeidi,et al.  A parameterized NoC simulator using OMNet++ , 2009, 2009 International Conference on Ultra Modern Telecommunications & Workshops.

[3]  Valentin Puente,et al.  SICOSYS: an integrated framework for studying interconnection network performance in multiprocessor systems , 2002, Proceedings 10th Euromicro Workshop on Parallel, Distributed and Network-based Processing.

[4]  T.Z. Islam,et al.  Gpnocsim - A General Purpose Simulator for Network-On-Chip , 2007, 2007 International Conference on Information and Communication Technology.

[5]  Axel Jantsch,et al.  Nostrum Network-on-Chip Simulation Environment , 2005 .

[6]  Axel Jantsch,et al.  NNSE: Nostrum Network-on-Chip Simulation Environment , 2005 .

[7]  A. Varga,et al.  THE OMNET++ DISCRETE EVENT SIMULATION SYSTEM , 2003 .

[8]  Hemayet Hossain General purpose simulator for network on chip , 2005 .