A DROIC Based on PFM ADCs Employing Over-Integration for Error Shaping

This paper presents a digital readout integrated circuit (DROIC) for small pitch medium-wave infrared (MWIR) starring focal plane arrays (FPAs). To overcome the limited in-pixel resolution of such DROICs, the concept of error shaping is introduced in pulse frequency modulation (PFM)-based pixels. Multiple integration operations are performed in a single frame and the residue charge from each integration phase is retained and injected into the next charge packet. This over-integration routine provides a high pass noise transfer function (NTF) equivalent to what is obtained in a first order sigma delta modulator. The concise structure of a PFM analog-to-digital converter (ADC) lends itself well to such an operation inside the pixel, while consuming low power. Along with a theoretical analysis of the technique, a prototype based on a $16\times 16$ array and sinc decimation filters is developed to demonstrate the performance of the proposed DROIC. With an in-pixel resolution of 5 bits and over-integration ratio (OIR) of 128, 395 noise electrons are demonstrated at full-well fill from the test array fabricated in a 90 nm bulk-CMOS process.

[1]  Un-Ku Moon,et al.  A double-sampled path-coupled single-loop ΣΔ modulator using noise-shaped integrating quantizer , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[2]  A. Rogalski,et al.  Challenges of small-pixel infrared detectors: a review , 2016, Reports on progress in physics. Physical Society.

[3]  Chih-Cheng Hsieh,et al.  Focal-plane-arrays and CMOS readout techniques of infrared imaging systems , 1997, IEEE Trans. Circuits Syst. Video Technol..

[4]  Melik Yazici,et al.  A new digital readout integrated circuit (DROIC) with pixel parallel A/D conversion and reduced quantization noise , 2014 .

[5]  Melik Yazici,et al.  A Novel Approach to Noise Shaping in Digital Pixels for Infrared Imagers using Over-Integration , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Ercihan Inceturkmen,et al.  Development of a fully programmable ROIC with 15 μm pixel pitch for MWIR applications , 2017, Defense + Security.

[7]  Un-Ku Moon,et al.  A Third-Order DT $\Delta\Sigma$ Modulator Using Noise-Shaped Bi-Directional Single-Slope Quantizer , 2011, IEEE Journal of Solid-State Circuits.

[8]  Hee Chul Lee,et al.  Multiple integration method for a high signal-to-noise ratio readout integrated circuit , 2005, IEEE Trans. Circuits Syst. II Express Briefs.

[9]  R. Hornsey,et al.  A Quad-Sampling Wide-Dynamic-Range Pulse-Frequency Modulation Pixel , 2013, IEEE Transactions on Electron Devices.

[10]  Payman Zarkesh-Ha,et al.  Spatio-Temporal Bias-Tunable Readout Circuit for On-Chip Intelligent Image Processing , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Melik Yazici,et al.  A PFM-Based Digital Pixel With an Off-Pixel Residue Measurement for Small Pitch FPAs , 2017, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Amine Bermak,et al.  Pulse-Modulation Imaging—Review and Performance Analysis , 2011, IEEE Transactions on Biomedical Circuits and Systems.

[13]  L. McIlrath.  A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D conversion , 2001, IEEE J. Solid State Circuits.

[14]  Un-Ku Moon,et al.  A third-order DT ΔΣ modulator using noise-shaped bidirectional single-slope quantizer , 2011, 2011 IEEE International Solid-State Circuits Conference.

[15]  Mel Bazes,et al.  Two novel fully complementary self-biased CMOS differential amplifiers , 1991 .

[16]  B. Tyrrell,et al.  Time Delay Integration and In-Pixel Spatiotemporal Filtering Using a Nanoscale Digital CMOS Focal Plane Readout , 2009, IEEE Transactions on Electron Devices.