A Survey on the power and robustness of FinFET SRAM

For the last decade, SRAM has been used for high density, high performance, and ultra-low power consumption system-on-chip (SoC) and mobile applications. That has been achieved by an aggressive feature size scaling, which resulted in severe and non-tolerant degradation in the device physical characteristics represented by the Short Channel Effect (SCE), high leakage current and robustness problems. Moreover, SRAM stability became a critical design parameter under deep-scaled feature technology. Since planar CMOS reached the limits in shrinking the device, a new promising candidate for extreme scaled CMOS devices has emerged to overcome the previous mentioned problems and enhance the device performance. Thus, FinFET SRAM comes as the alternative to substitute Si-bulk SRAM. In this survey paper, different FinFET schemes based on both device level and SRAM circuit level are addressed and compared. Also, design challenges issues for FinFET SRAM are addressed.

[1]  Kaushik Roy,et al.  Optimization of Surface Orientation for High-Performance, Low-Power and Robust FinFET SRAM , 2006, IEEE Custom Integrated Circuits Conference 2006.

[2]  K. Maitra,et al.  Challenges and solutions of FinFET integration in an SRAM cell and a logic circuit for 22 nm node and beyond , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[3]  Ching-Te Chuang,et al.  Investigation of Cell Stability and Write Ability of FinFET Subthreshold SRAM Using Analytical SNM Model , 2010, IEEE Transactions on Electron Devices.

[4]  Hanwool Jeong,et al.  Read-Preferred SRAM Cell With Write-Assist Circuit Using Back-Gate ETSOI Transistors in 22-nm Technology , 2012, IEEE Transactions on Electron Devices.

[5]  Kaushik Roy,et al.  FinFET SRAM: Optimizing Silicon Fin Thickness and Fin Ratio to Improve Stability at iso Area , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[6]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[7]  M. Khellah,et al.  Wordline & Bitline Pulsing Schemes for Improving SRAM Cell Stability in Low-Vcc 65nm CMOS Designs , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[8]  Massoud Pedram,et al.  Reducing the Sub-threshold and Gate-tunneling Leakage of SRAM Cells using Dual-Vt and Dual-Tox Assignment , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[9]  J. Miyakoshi,et al.  A Vth-Variation-Tolerant SRAM with 0.3-V Minimum Operation Voltage for Memory-Rich SoC Under DVS Environment , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[10]  Chenming Hu,et al.  Denser and more stable FinFET SRAM using multiple fin heights , 2011, 2011 International Semiconductor Device Research Symposium (ISDRS).

[11]  Jan M. Rabaey,et al.  SRAM leakage suppression by minimizing standby supply voltage , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[12]  S. Dasgupta,et al.  Low-power and robust 6T SRAM cell using symmetric dual-k spacer FinFETs , 2014, 2014 29th International Conference on Microelectronics Proceedings - MIEL 2014.

[13]  Anna W. Topol,et al.  Stable SRAM cell design for the 32 nm node and beyond , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[14]  H. Yamauchi,et al.  A Stable SRAM Cell Design Against Simultaneously R/W Disturbed Accesses , 2006, 2006 Symposium on VLSI Circuits, 2006. Digest of Technical Papers..

[15]  F. Moradi,et al.  Asymmetrically Doped FinFETs for Low-Power Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[16]  Kaushik Roy,et al.  A forward body-biased low-leakage SRAM cache: device, circuit and architecture considerations , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[17]  A. Chandrakasan,et al.  A 256kb Sub-threshold SRAM in 65nm CMOS , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.

[18]  Saibal Mukhopadhyay,et al.  Modeling and optimization approach to robust and low-power FinFET SRAM design in nanoscale era , 2005, Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005..

[19]  Jan M. Rabaey,et al.  Digital Integrated Circuits , 2003 .

[20]  Brajesh Kumar Kaushik,et al.  High-Performance and Robust SRAM Cell Based on Asymmetric Dual-$k$ Spacer FinFETs , 2013, IEEE Transactions on Electron Devices.

[21]  A.P. Chandrakasan,et al.  A 256-kb 65-nm Sub-threshold SRAM Design for Ultra-Low-Voltage Operation , 2007, IEEE Journal of Solid-State Circuits.

[22]  K. Roy,et al.  Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs , 2011, IEEE Transactions on Electron Devices.