TRIPTYCH: A New FPGA Architecture

Existing FPGA architectures can be classified along two dimensions: reprogrammable vs. one-time programmable and general-purpose vs. domain specific. The most challenging class of FPGA architectures to design is the reprogrammable, general-purpose FPGA, of which Xilinx is the most wellknown example. In this paper we describe Triptych, a new FPGA architecture that addresses two problems of current reprogrammable FPGAs: the large delays incurred in composing large functions and the strict division between routing and logic resources. Our studies indicate that Triptych is more areaefficient than current architectures and has comparable delay characteristics for a large range of circuits that include both data-path elements and control logic.

[1]  Jonathan Rose,et al.  Optimization of field-programmable gate array logic block architecture for speed , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[2]  Jonathan Rose,et al.  Architecture of field-programmable gate arrays: the effect of logic block functionality on area efficiency , 1990 .

[3]  Stephen D. Brown,et al.  Flexibility of interconnection structures for field-programmable gate arrays , 1991 .

[4]  A. El Gamal,et al.  A Cmos Electrically Configurable Gate Array , 1988, 1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers.

[5]  Robert K. Brayton,et al.  Logic synthesis for programmable gate arrays , 1991, DAC '90.

[6]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[7]  Jonathan Rose,et al.  Chortle-crf: fast technology mapping for lookup table-based FPGAs , 1991, 28th ACM/IEEE Design Automation Conference.

[8]  F. Furtek,et al.  Labyrinth: a homogeneous computational medium , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.