Codes for Endurance-Limited Memories

Resistive memories, such as phase change memories and resistive random access memories have attracted significant attention in recent years due to their better scalability, speed, rewritability, and yet non-volatility. However, their limited endurance is still a major drawback that has to be improved before they can be widely adapted in large-scale systems.In this work, in order to reduce the wearout of the cells, we propose a new coding scheme, called Endurance-Limited Memories (ELM) code, that increases the endurance of these memories by limiting the number of cell programming operations. Namely, an ℓ-change t-write ELM code is a coding scheme that allows to write t messages into some n binary cells while guaranteeing that each cell is programmed at most ℓ times. In case ℓ = 1 then these codes coincide with the well-studied write-once memory (WOM) codes. We study four models of these codes which depend upon whether the encoder knows, on each write, the number of times each cell was programmed or only knows its state. For the decoder, we consider two cases which depend upon whether the decoder knows the previous state of the memory or not. For two of these models we fully characterize the capacity regions and present partial results for another model. Although only one of the four models is suitable for resistive memories, we consider all four in order to carry out a complete information-theory study of endurance-limited codes.

[1]  B. V. K. Vijaya Kumar,et al.  Locally rewritable codes for resistive memories , 2016, 2016 IEEE International Conference on Communications (ICC).

[2]  Rami G. Melhem,et al.  RDIS: Tolerating Many Stuck-At Faults in Resistive Memory , 2015, IEEE Transactions on Computers.

[3]  Amir Shpilka,et al.  Capacity-Achieving Multiwrite WOM Codes , 2012, IEEE Transactions on Information Theory.

[4]  Adi Shamir,et al.  How to Reuse a "Write-Once" Memory , 1982, Inf. Control..

[5]  Eitan Yaakobi,et al.  On the Capacity of Write-Once Memories , 2017, IEEE Transactions on Information Theory.

[6]  Chris Heegard,et al.  On the capacity of permanent memory , 1985, IEEE Trans. Inf. Theory.

[7]  Amir Shpilka New Constructions of WOM Codes Using the Wozencraft Ensemble , 2013, IEEE Transactions on Information Theory.

[8]  Jack K. Wolf,et al.  Coding for a write-once memory , 1984, AT&T Bell Laboratories Technical Journal.

[9]  Thomas M. Cover,et al.  Elements of Information Theory , 2005 .

[10]  Karin Strauss,et al.  Use ECP, not ECC, for hard failures in resistive memories , 2010, ISCA.

[11]  Cong Xu,et al.  Impact of Cell Failure on Reliable Cross-Point Resistive Memory Design , 2015, ACM Trans. Design Autom. Electr. Syst..

[12]  Dmitri B. Strukov,et al.  Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs , 2016, 2016 ACM/IEEE 43rd Annual International Symposium on Computer Architecture (ISCA).

[13]  Eitan Yaakobi,et al.  Explicit constructions of finite-length WOM codes , 2017, 2017 IEEE International Symposium on Information Theory (ISIT).

[14]  Alexander Vardy,et al.  Cooling Codes: Thermal-Management Coding for High-Performance Interconnects , 2017, IEEE Transactions on Information Theory.

[15]  A. J. Han Vinck,et al.  On the Capacity of Generalized Write-Once Memory with State Transitions Described by an Arbitrary Directed Acyclic Graph , 1999, IEEE Trans. Inf. Theory.