Design consideration for folding/interpolation ADC with SiGe HBT

This paper describes the design and performance of a high-speed 6-bit ADC using SiGe HBT for measuring-instrument applications. We show that the Gummel-Poon model suffices for SiGe HBT modeling and then we describe that the folding/interpolation architecture as well as simple, differential circuit design are suitable for ADC design with SiGe HBT. Measured results show that the nonlinearity of the ADC is within /spl plusmn/1/2 LSB, and the effective bits are 5.2 bits at an input frequency of 100 MHz and 4.2 bits at 200 MHz with 768 MS/s. We also describe some design issues for folding/interpolation ADC.

[1]  W. T. Colleran,et al.  A 10-bit, 100 MS/s A/D converter using folding, inter-polating, and analog encoding , 1993 .

[2]  J. Cressler,et al.  Si/SiGe epitaxial-base transistors. I. Materials, physics, and circuits , 1995 .

[3]  R. J. van de Plassche,et al.  An 8-b 650-MHz folding ADC , 1992 .

[4]  John D. Cressler,et al.  Si/SiGe epitaxial-base transistors. II. Process integration and analog applications , 1995 .

[5]  Haruo Kobayashi,et al.  Track/Hold Circuit in GaAs HBT Process (Special Section of Selected Papers from the 9th Karuizawa Workshop on Circuits and Systems) , 1997 .

[6]  T. Hornak,et al.  A 1-GHz 6-bit ADC system , 1987 .

[7]  Behzad Razavi,et al.  Principles of data conversion system design / Behzad Razavi , 1995 .

[8]  Yukio Akazawa,et al.  Si bipolar 2-GHz 6-bit flash A/D conversion LSI , 1988 .

[9]  R. Roovers,et al.  A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter , 1996 .

[10]  W. T. Colleran,et al.  An 8-bit, 2 gigasample per second analog to digital converter , 1995, GaAs IC Symposium IEEE Gallium Arsenide Integrated Circuit Symposium 17th Annual Technical Digest 1995.

[11]  T. Yakihara,et al.  System architecture and key components of a multi-Giga-Hertz A/D converter with HBT , 1996, Quality Measurement: The Indispensable Bridge between Theory and Reality (No Measurements? No Science! Joint Conference - 1996: IEEE Instrumentation and Measurement Technology Conference and IMEKO Tec.

[12]  Hiroyuki Matsuura,et al.  Error correction algorithm for folding/interpolation ADC , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[13]  Mau-Chung Frank Chang,et al.  A 6-b, 4 GSa/s GaAs HBT ADC , 1995 .

[14]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[15]  J. Burghartz,et al.  A 4 b 8 GSample/s A/D converter in SiGe bipolar technology , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[16]  T. Hornak,et al.  A 1GHz 6b ADC system , 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  Ardie G. W. Venes,et al.  An 80-MHz, 80-mW, 8-b CMOS folding A/D converter with distributed track-and-hold preprocessing , 1996 .