A 12-bit 30-MS/s VCO-based SAR ADC with NOC-assisted multiple adaptive bypass windows
暂无分享,去创建一个
[1] Qiang Li,et al. A 0.5–1.1-V Adaptive Bypassing SAR ADC Utilizing the Oscillation-Cycle Information of a VCO-Based Comparator , 2019, IEEE Journal of Solid-State Circuits.
[2] B.P. Ginsburg,et al. 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.
[3] Ying-Zu Lin,et al. A 10 bit 320 MS/s Low-Cost SAR ADC for IEEE 802.11ac Applications in 20 nm CMOS , 2015, IEEE Journal of Solid-State Circuits.
[4] Kong-Pang Pun,et al. A Charge Recycling SAR ADC With a LSB-Down Switching Scheme , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[5] Edgar Sánchez-Sinencio,et al. An Energy-Efficient Time-Domain Asynchronous 2 b/Step SAR ADC With a Hybrid R-2R/C-3C DAC Structure , 2014, IEEE Journal of Solid-State Circuits.
[6] Pierluigi Nuzzo,et al. Noise Analysis of Regenerative Comparators for Reconfigurable ADC Architectures , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Chulwoo Kim,et al. Edge-Pursuit Comparator: An Energy-Scalable Oscillator Collapse-Based Comparator With Application in a 74.1 dB SNDR and 20 kS/s 15 b SAR ADC , 2017, IEEE Journal of Solid-State Circuits.
[8] Soon-Jyh Chang,et al. A 1-µW 10-bit 200-kS/s SAR ADC With a Bypass Window for Biomedical Applications , 2012, IEEE Journal of Solid-State Circuits.
[9] A.A. Abidi,et al. Phase Noise and Jitter in CMOS Ring Oscillators , 2006, IEEE Journal of Solid-State Circuits.
[10] Chih-Cheng Hsieh,et al. A 2.02–5.16 fJ/Conversion Step 10 Bit Hybrid Coarse-Fine SAR ADC With Time-Domain Quantizer in 90 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.
[11] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.
[12] Chih-Cheng Hsieh,et al. A 0.3 V 10-bit SAR ADC With First 2-bit Guess in 90-nm CMOS , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.
[13] Jae-Yoon Sim,et al. A 21 fJ/Conversion-Step 100 kS/s 10-bit ADC With a Low-Noise Time-Domain Comparator for Low-Power Sensor Interface , 2011, IEEE Journal of Solid-State Circuits.
[14] Hao-Yu Li,et al. A Bypass-Switching SAR ADC With a Dynamic Proximity Comparator for Biomedical Applications , 2018, IEEE Journal of Solid-State Circuits.
[15] Jaeha Kim,et al. Simulation and Analysis of Random Decision Errors in Clocked Comparators , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.
[16] Jin-Yi Lin,et al. A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.
[17] Arthur H. M. van Roermund,et al. A 10b/12b 40 kS/s SAR ADC With Data-Driven Noise Reduction Achieving up to 10.1b ENOB at 2.2 fJ/Conversion-Step , 2013, IEEE Journal of Solid-State Circuits.
[18] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[19] Jae-Yoon Sim,et al. A Digital-Domain Calibration of Split-Capacitor DAC for a Differential SAR ADC Without Additional Analog Circuits , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[20] Yeonam Yoon,et al. A 0.7-V 0.6- $\mu \text{W}$ 100-kS/s Low-Power SAR ADC With Statistical Estimation-Based Noise Reduction , 2017, IEEE Journal of Solid-State Circuits.
[21] Zhangming Zhu,et al. A 0.6-V 38-nW 9.4-ENOB 20-kS/s SAR ADC in 0.18-$\mu{\rm m}$ CMOS for Medical Implant Devices , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.