Advanced ternary CAM circuits on 0.13 /spl mu/m logic process technology

An embedded ternary CAM macro derived from a 9M stand alone part with die size of 148 mm/sup 2/ uses a novel 3.542 /spl mu/m/sup 2/ SRAM half-cell on a standard 0.13 /spl mu/m logic process. In the embedded form it takes 13 mm/sup 2//Mbit. The macro achieves 166 M-searches/s with low power, under 0.5 W/Mbit. A divided match line greatly reduces the power inherent in parallel searches. Prioritized multiple match output, status bit functions, and on-the-fly variable word width are included.

[1]  C. A. Zukowski,et al.  Use of selective precharge for low-power on the match lines of content-addressable memories , 1997, Proceedings. International Workshop on Memory Technology, Design and Testing (Cat. NO.97TB100159).

[2]  H.J. Mattausch,et al.  A cost-efficient dynamic Ternary CAM in 130 nm CMOS technology with planar complementary capacitors and TSR architecture , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[3]  G. Kasai,et al.  200MHz/200MSPS 3.2W at 1.5V Vdd, 9.4Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..