A low power and high precision DAC in 0.13µm CMOS for DVS system

A low power and high precision digital to analog converter (DAC) for Dynamic Voltage Scaling (DVS) system is presented and demonstrated in this paper. Based on conventional resistor string architecture, the DAC is compensated by digitally controlled on-resistance network to improve output precision. The proposed 5-bit DAC can produce 0.7V∼1.475V, 25mV per step voltage as programmable reference in DVS system. The DAC is implemented by 0.13µm CMOS technology. The static power dissipation is 26.4µW when the power supply voltage is 3.3V and the reference voltage is 0.61V. The simulation results show that the output error is decreased from 5.64mV to 0.43mV after digital calibration. The conversion speed is less than 2.5µs; the digital input code transition frequency of the proposed DAC can reach 400K Hz. The performance satisfies the requirement of DVS system.

[1]  David A. Johns,et al.  Analog Integrated Circuit Design , 1996 .

[2]  R. Schreier,et al.  Mismatch shaping for a current-mode multibit delta-sigma DAC , 1999, IEEE J. Solid State Circuits.

[3]  Thomas D. Burd,et al.  Design issues for Dynamic Voltage Scaling , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).

[4]  Kenzo Watanabe,et al.  A CMOS R-2R ladder digital-to-analog converter and its characterization , 2001, IMTC 2001. Proceedings of the 18th IEEE Instrumentation and Measurement Technology Conference. Rediscovering Measurement in the Age of Informatics (Cat. No.01CH 37188).

[5]  M. P. Tiilikainen.  A 14-bit 1.8-V 20-mW 1-mm/sup 2/ CMOS DAC , 2001 .

[6]  D. Burdia,et al.  Design and implementation of video DAC in 0.13μm CMOS technology , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.