Self-checking CMOS circuits using pass-transistor logic
暂无分享,去创建一个
[1] John Paul Shen,et al. Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.
[2] Edward J. McCluskey,et al. Design techniques for testable embedded error checkers , 1990, Computer.
[3] Gernot Metze,et al. Design of Totally Self-Checking Check Circuits for m-Out-of-n Codes , 1973, IEEE Transactions on Computers.
[4] Niraj K. Jha. Fault detection in CVS parity trees: application in SSC CVS parity and two-rail checkers , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.
[5] Niraj K. Jha,et al. TOTALLY SELF-CHECKING MOS CIRCUITS UNDER REALISTIC PHYSICAL FAILURES. , 1984 .
[6] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .