Trace cache redundancy: red and blue traces
暂无分享,去创建一个
[1] Sanjay J. Patel,et al. Critical Issues Regarding the Trace Cache Fetch Mechanism , 1997 .
[2] John Paul Shen,et al. The block-based trace cache , 1999, ISCA.
[3] Burzin A. Patel,et al. Optimization of instruction fetch mechanisms for high issue rates , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.
[4] Josep Torrellas,et al. Optimizing instruction cache performance for operating system intensive workloads , 1995, Proceedings of 1995 1st IEEE Symposium on High Performance Computer Architecture.
[5] Yale N. Patt,et al. Alternative fetch and issue policies for the trace cache fetch mechanism , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.
[6] Mateo Valero,et al. Optimization of instruction fetch for decision support workloads , 1999, Proceedings of the 1999 International Conference on Parallel Processing.
[7] W. W. Hwu,et al. Achieving high instruction cache performance with an optimizing compiler , 1989, ISCA '89.
[8] Mateo Valero,et al. Red blue traces: Trace cache redundancy , 1999 .
[9] Joseph A. Fisher,et al. Trace Scheduling: A Technique for Global Microcode Compaction , 1981, IEEE Transactions on Computers.
[10] Eric Rotenberg,et al. Trace cache: a low latency approach to high bandwidth instruction fetching , 1996, Proceedings of the 29th Annual IEEE/ACM International Symposium on Microarchitecture. MICRO 29.
[11] Yale N. Patt,et al. Increasing the instruction fetch rate via multiple branch prediction and a branch address cache , 1993, ICS '93.
[12] Yale N. Patt,et al. Putting the fill unit to work: dynamic optimizations for trace cache microprocessors , 1998, Proceedings. 31st Annual ACM/IEEE International Symposium on Microarchitecture.
[13] Karl Pettis,et al. Profile guided code positioning , 1990, PLDI '90.