A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators

A 0.6-V 2-2 cascaded audio delta-sigma ADC is described. It uses a resistor-based sampling technique which achieves high linearity and low-voltage operation without subjecting the devices to large terminal voltages. A low-distortion feed-forward topology combined with nonlinear local feedback results in enhanced linearity by reducing the sensitivity to opamp distortion, and allows increased input amplitude, resulting in higher SNDR. The modulator achieves 82-dB dynamic range and 81-dB peak SNDR in the A-weighted audio signal bandwidth with an OSR of 64. The total power consumption of the modulator is 1 mW from a 0.6-V supply. The prototype occupies 2.9 mm/sup 2/ using a 0.35-/spl mu/m CMOS technology.

[1]  J. Goes,et al.  A 1.5-V 10-b 50 MS/s time-interleaved switched-opamp pipeline CMOS ADC with high energy efficiency , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[2]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[3]  Michel Steyaert,et al.  Converter with 77-dB Dynamic Range , 1998 .

[4]  Gabor C. Temes,et al.  A 1-V, 10-MHz clock-rate, 13-bit CMOS ΔΣ modulator using unity-gain-reset opamps , 2001 .

[5]  I. Fujimori,et al.  A 5-V single-chip delta-sigma audio A/D converter with 111 dB dynamic range , 1997 .

[6]  G. Temes,et al.  Wideband low-distortion delta-sigma ADC topology , 2001 .

[7]  Kari Halonen,et al.  1-V 9-bit pipelined switched-opamp ADC , 2001 .

[8]  Un-Ku Moon,et al.  A 0.9 V 9 mW 1MSPS digitally calibrated ADC with 75 dB SFDR , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[9]  Gabor C. Temes,et al.  Understanding Delta-Sigma Data Converters , 2004 .

[10]  Lei Wu,et al.  Efficient common-mode feedback circuits for pseudo-differential switched-capacitor stages , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[11]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[12]  Gabor C. Temes,et al.  A 1-V 10-MHz clock-rate 13-bit CMOS /spl Delta//spl Sigma/ modulator using unity-gain-reset op amps , 2002 .

[13]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[14]  W. Sansen,et al.  A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range , 1998, IEEE J. Solid State Circuits.

[15]  R. Izawa,et al.  A 1.5 V circuit technology for 64 Mb DRAMs , 1990, Digest of Technical Papers., 1990 Symposium on VLSI Circuits.

[16]  R. Castello,et al.  A 1 V 1.8 MHz CMOS switched-opamp SC filter with rail-to-rail output swing , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[17]  Dong-Young Chang,et al.  A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique , 2003 .