Piecewise-functional broadside tests based on intersections of reachable states

A characterization of broadside tests as p-way piecewise-functional broadside tests, for p ≥ 1, partitions the scan-in state of a broadside test into substates of p reachable states. This provides an indication of the proximity to functional operation conditions during the functional clock cycles of the tests. It is important for avoiding excessive power dissipation and overtesting of delay faults. This paper makes the new observations that the intersections of subsets of p reachable states can be used for guiding the generation of p-way piecewise-functional broadside tests. In addition, subsets of p reachable states with larger intersections allow more tests to be generated. The paper describes a logic simulation based procedure for computing subsets of reachable states with large intersections, and a test generation procedure based on these observations.

[1]  Kenneth M. Butler,et al.  A case study of ir-drop in structured at-speed testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[2]  Irith Pomeranz,et al.  Definition and generation of partially-functional broadside tests , 2009, IET Comput. Digit. Tech..

[3]  Irith Pomeranz.  On the generation of scan-based test sets with reachable states for testing under functional operation conditions , 2004, Proceedings. 41st Design Automation Conference, 2004..

[4]  Irith Pomeranz,et al.  Generation of Functional Broadside Tests for Transition Faults , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Irith Pomeranz.  Piecewise-Functional Broadside Tests Based on Reachable States , 2015, IEEE Transactions on Computers.

[6]  Jeff Rearick.  Too much delay fault coverage is a bad thing , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[7]  Feng Lu,et al.  Constraint extraction for pseudo-functional scan-based delay testing , 2005, Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005..

[8]  Irith Pomeranz,et al.  On generating pseudo-functional delay fault tests for scan designs , 2005, 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (DFT'05).

[9]  Sreejit Chakravarty,et al.  An Approach to Minimizing Functional Constraints , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[10]  Shlomi Sde-Paz,et al.  Frequency and Power Correlation between At-Speed Scan and Functional Tests , 2008, 2008 IEEE International Test Conference.

[11]  Irith Pomeranz.  Functional broadside tests for embedded logic blocks , 2012, IET Comput. Digit. Tech..

[12]  Michael S. Hsiao,et al.  A Study of Implication Based Pseudo Functional Testing , 2006, 2006 IEEE International Test Conference.

[13]  Ilia Polian,et al.  Functional Constraints vs. Test Compression in Scan-Based Delay Testing , 2006 .

[14]  Irith Pomeranz.  Generation of Functional Broadside Tests for Logic Blocks With Constrained Primary Input Sequences , 2013, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Sudhakar M. Reddy,et al.  At-speed scan test with low switching activity , 2010, 2010 28th VLSI Test Symposium (VTS).