Timing-Aware Multiple-Delay-Fault Diagnosis

With feature sizes steadily shrinking, manufacturing defects and parameter variations often cause design timing failures. It is essential that these errors be correctly and quickly diagnosed. In this paper, we analyze the multiple-delay fault diagnosis problem and propose a novel, simulation-based approach to solve it. We enhance the diagnostic resolution by processing failure logs at various slower- than-nominal clock frequencies. We experimentally determined our diagnosis algorithm s sensitivity to delay variations.

[1]  Srikanth Venkataraman,et al.  POIROT: a logic fault diagnosis tool and its applications , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[2]  Spyros Tragoudas,et al.  An adaptive path delay fault diagnosis methodology [logic IC testing] , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[3]  Malgorzata Marek-Sadowska,et al.  An efficient and effective methodology on the multiple fault diagnosis , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[4]  John A. Waicukauski,et al.  On computing the sizes of detected delay faults , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Malgorzata Marek-Sadowska,et al.  Delay-fault diagnosis using timing information , 2005, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Malgorzata Marek-Sadowska,et al.  Improving the Resolution of Single-Delay-Fault Diagnosis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[7]  Ronald L. Rivest,et al.  Introduction to Algorithms , 1990 .

[8]  Malgorzata Marek-Sadowska,et al.  Multiple fault diagnosis using n-detection tests , 2003, Proceedings 21st International Conference on Computer Design.

[9]  Kwang-Ting Cheng,et al.  Multiple-Fault Diagnosis Based on Single-Fault Activation and Single-Output Observation , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  Malgorzata Marek-Sadowska,et al.  Delay fault diagnosis for nonrobust test , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[11]  Kwang-Ting Cheng,et al.  Delay fault testing for VLSI circuits , 1998 .

[12]  Srikanth Venkataraman,et al.  On diagnosing path delay faults in an at-speed environment , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[13]  M. Ray Mercer,et al.  Using logic models to predict the detection behavior of statistical timing defects , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[14]  Sean Safarpour,et al.  Diagnosing multiple transition faults in the absence of timing information , 2005, GLSVLSI '05.

[15]  Patrick Girard,et al.  A trace-based method for delay fault diagnosis in synchronous sequential circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[16]  Vishwani D. Agrawal,et al.  Essentials of electronic testing for digital, memory, and mixed-signal VLSI circuits [Book Review] , 2000, IEEE Circuits and Devices Magazine.

[17]  Leendert M. Huisman,et al.  Diagnosing combinational logic designs using the single location at-a-time (SLAT) paradigm , 2001, Proceedings International Test Conference 2001 (Cat. No.01CH37260).

[18]  Spyros Tragoudas,et al.  An Adaptive Path Delay Fault Diagnosis Methodology , 2004 .

[19]  David Blaauw,et al.  Statistical Timing Analysis for Intra-Die Process Variations with Spatial Correlations , 2003, ICCAD 2003.

[20]  Nur A. Touba,et al.  A systematic approach for diagnosing multiple delay faults , 1998, Proceedings 1998 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (Cat. No.98EX223).

[21]  Kwang-Ting Cheng,et al.  Timing-reasoning-based delay fault diagnosis , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[22]  Eric Lindbloom,et al.  Transition Fault Simulation , 1987, IEEE Design & Test of Computers.

[23]  Chen Wang,et al.  Timing-Aware ATPG for High Quality At-speed Testing of Small Delay Defects , 2006, 2006 15th Asian Test Symposium.

[24]  R. D. Blanton,et al.  Diagnosis of arbitrary defects using neighborhood function extraction , 2005, 23rd IEEE VLSI Test Symposium (VTS'05).