Generation and Verification of Tests for Analog Circuits Subject to Process Parameter Deviations

The paper presents a test stimulus generation and fault simulation methodology for the detection of catastrophic faults in analog circuits. The test methodology chosen for evaluation is RMS AC supply current monitoring. Tests are generated and evaluated taking account of the potential fault masking effects of process spread on the faulty circuit responses. A new test effectiveness metric of probability of detection is defined and the application of the technique to an analog multiplier circuit is presented. The fault coverage figures are therefore more meaningful than those obtained with a fixed threshold.

[1]  Keith Baker,et al.  Mixed signal test-techniques, applications and demands , 1996 .

[2]  John Paul Shen,et al.  Extraction and simulation of realistic CMOS faults using inductive fault analysis , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  B. R. Bannister,et al.  Testing mixed signal ASICs through the use of supply current monitoring , 1993, Proceedings ETC 93 Third European Test Conference.

[4]  Mahmoud Al-Qutayri,et al.  Go/no-go testing of analogue macros , 1992 .

[5]  W. J. Conover,et al.  Practical Nonparametric Statistics , 1972 .

[6]  Kozo Kinoshita,et al.  A case study of mixed-signal integrated circuit testing: an application of current testing using the upper limit and the lower limit , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[7]  Zhihua Wang,et al.  A novel method for the fault detection of analog integrated circuits , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[8]  Bozena Kaminska,et al.  Analog circuit fault diagnosis based on sensitivity computation and functional testing , 1992, IEEE Design & Test of Computers.

[9]  Ian M. Bell,et al.  Fault orientated test and fault simulation of mixed signal integrated circuits , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[10]  M. Soma.  Automatic test generation algorithms for analogue circuits , 1996 .

[11]  R. Rodríguez-Montañés,et al.  Bridging defects resistance in the metal layer of a CMOS process , 1996, J. Electron. Test..

[12]  B. R. Bannister,et al.  Supply current testing of mixed analogue and digital ICs , 1991 .

[13]  Salvador Mir,et al.  Mixed-signal circuits and boards for high safety applications , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[14]  Eric Bruls.  Variable supply voltage testing for analogue CMOS and bipolar circuits , 1994, Proceedings., International Test Conference.

[15]  Alkis A. Hatzopoulos,et al.  Fault detection in linear bipolar ICs: comparative results between power supply current and output voltage measurements , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[16]  Claude Abraham,et al.  Achieving simulation-based test program verification and fault simulation capabilities for mixed-signal systems , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[17]  Abdelhakim Khouas,et al.  Fault Simulation for Analog Circuits Under Parameter Variations , 2000, J. Electron. Test..

[18]  A. P. Dorey,et al.  A review of testing methods for mixed-signal ICs , 1993 .

[19]  Bozena Kaminska,et al.  Optimization-based multifrequency test generation for analog circuits , 1996, J. Electron. Test..

[20]  Mark Zwolinski,et al.  Analogue Circuit Test using RMS Supply Current Monitoring , 1996 .

[21]  Manoj Sachdev,et al.  Defect-oriented test methodology for complex mixed-signal circuits , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.