Design of CMOS resonating push-push frequency doubler

This paper concerns maximizing the conversion gain of a CMOS push-push doubler, in which the drains of a pair of differentially driven MOSFETs are tied together. We propose to insert transmission lines, which act as resonators at the fundamental frequency, between the drains of the MOSFETs. In the simulation of the proposed circuit, it achieved an output power improvement of 2.2 dB at the 0 dBm input power.

[1]  Mikko Varonen,et al.  A 100-GHz balanced FET frequency doubler in 65-nm CMOS , 2011, 2011 6th European Microwave Integrated Circuit Conference.

[2]  Ruonan Han,et al.  A broadband 480-GHz passive frequency doubler in 65-nm bulk CMOS with 0.23mW output power , 2012, 2012 IEEE Radio Frequency Integrated Circuits Symposium.

[3]  B. Razavi,et al.  A low-power 60-GHz CMOS transceiver for WiGig applications , 2013, 2013 Symposium on VLSI Circuits.

[4]  J.R. Long,et al.  A 56–65 GHz Injection-Locked Frequency Tripler With Quadrature Outputs in 90-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[5]  Shadi Saberi Ghouchani,et al.  A wideband millimeter-wave frequency doubler-tripler in 0.13-µm CMOS , 2010, 2010 IEEE Radio Frequency Integrated Circuits Symposium.