High performance low power low voltage adder
暂无分享，去创建一个
A high performance adder has been designed for low power, low voltage applications. The proposed circuit has a better performance in terms of power consumption and area efficiency. To justify claims, simulation results of various high speed adders are compared. The proposed adder is comparably fast compared to the other adders.
[1] Uming Ko,et al. Low-power design techniques for high-performance CMOS adders , 1995, IEEE Trans. Very Large Scale Integr. Syst..
[2] Kazuo Yano,et al. A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .
[3] Akira Matsuzawa. Low-voltage and low-power circuit design for mixed analog/digital systems in portable equipment , 1994 .
[4] Makoto Suzuki,et al. A 1.5-ns 32-b CMOS ALU in double pass-transistor logic , 1993 .