Collaborative fuzzy-based partially-throttling dynamic thermal management scheme for three-dimensional networks-on-chip

Three-dimensional networks-on-chip are beneficial for performance improvement, but suffer from severe thermal issues. Dynamic thermal management (DTM) schemes have been proposed to keep the temperature below the thermal limit while improve the system performance. However, existing fully-throttling DTM schemes degrade the network availability and thus decrease the system performance. In this study, a novel collaborative fuzzy-based partially-throttling DTM (CFP-DTM) scheme is developed. Two main components are involved in the CFP-DTM: (i) a fuzzy-based clock gating scheme dynamically adjusting the throttling ratio and throttled nodes (ii) a highly adaptive throttling-aware routing scheme for packets to detour the easily congested channels. Experiments show that, compared with the fully-throttling based vertical throttling scheme, the proposed CFP-DTM can improve the throughput by 27.5% and reduce the thermal control oscillation by 3°C under the maximum system workload.

[1]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[2]  An-Yeu Wu,et al.  Topology-Aware Adaptive Routing for Nonstationary Irregular Mesh in Throttled 3D NoC Systems , 2013, IEEE Transactions on Parallel and Distributed Systems.

[3]  An-Yeu Wu,et al.  Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems , 2010, 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip.

[4]  An-Yeu Wu,et al.  Transport-layer-assisted routing for runtime thermal management of 3D NoC systems , 2013, TECS.

[5]  Terrence S. T. Mak,et al.  Dynamic programming-based runtime thermal management (DPRTM) , 2013, ACM Trans. Design Autom. Electr. Syst..

[6]  Wei Zhang,et al.  A NoC Traffic Suite Based on Real Applications , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[7]  Gabriel H. Loh,et al.  Implementing caches in a 3D technology for high performance processors , 2005, 2005 International Conference on Computer Design.

[8]  Li Shang,et al.  Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Huazhong Yang,et al.  Accurate temperature-dependent integrated circuit leakage power estimation is easy , 2007 .

[10]  Terrence S. T. Mak,et al.  Design and Implementation of Dynamic Thermal-Adaptive Routing Strategy for Networks-on-Chip , 2014, 2014 22nd Euromicro International Conference on Parallel, Distributed, and Network-Based Processing.

[11]  An-Yeu Wu,et al.  Traffic- and Thermal-aware Adaptive Beltway Routing for three dimensional Network-on-Chip systems , 2013, 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013).

[12]  Riccardo Bettati,et al.  Reactive speed control in temperature-constrained real-time systems , 2006, 18th Euromicro Conference on Real-Time Systems (ECRTS'06).

[13]  J. Meindl,et al.  A 3D-IC Technology with Integrated Microchannel Cooling , 2008, 2008 International Interconnect Technology Conference.

[14]  Shahin Nazarian,et al.  Thermal Modeling, Analysis, and Management in VLSI Circuits: Principles and Methods , 2006, Proceedings of the IEEE.

[15]  An-Yeu Wu,et al.  Traffic-thermal mutual-coupling co-simulation platform for three-dimensional Network-on-Chip , 2010, Proceedings of 2010 International Symposium on VLSI Design, Automation and Test.

[16]  Terrence S. T. Mak,et al.  Highly adaptive and deadlock-free routing for three-dimensional networks-on-chip , 2013, IET Comput. Digit. Tech..

[17]  Ge-Ming Chiu,et al.  The Odd-Even Turn Model for Adaptive Routing , 2000, IEEE Trans. Parallel Distributed Syst..

[18]  An-Yeu Wu,et al.  Thermal-Aware 3D Network-On-Chip (3D NoC) Designs: Routing Algorithms and Thermal Managements , 2015, IEEE Circuits and Systems Magazine.

[19]  Sharad Malik,et al.  Orion: a power-performance simulator for interconnection networks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[20]  Hannu Tenhunen,et al.  Design and management of high-performance, reliable and thermal-aware 3D networks-on-chip , 2012, IET Circuits Devices Syst..

[21]  Santhosh Onkaraiah,et al.  Mitigating heat dissipation and thermo-mechanical stress challenges in 3-D IC using thermal through silicon via (TTSV) , 2010, 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC).

[22]  An-Yeu Wu,et al.  Routing-Based Traffic Migration and Buffer Allocation Schemes for 3-D Network-on-Chip Systems With Thermal Limit , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[23]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Lei Zhou,et al.  DFSB-Based Thermal Management Scheme for 3-D NoC-Bus Architectures , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.