A Single-Chip Fail-Safe Microprocessor with Memory Data Comparison Feature

A single-chip fail-safe microprocessor has been developed. It contains two processor cores and realizes self-checking feature by comparing the processing results of the two processor cores. In order to overcome redundant input disagreement problem, two mechanisms have been implemented. The one is input data exchange mechanism used with bus comparison feature. The other is memory data comparison and copy mechanism. With the memory data comparison mechanism, input data comparison overhead can be reduced, which is especially useful for short period control task with many input data. The microprocessor utilizes 0.18mum CMOS process and integrates 512KB RAM and 25M transistors random logic in a 14.75mm x 14.75mm die. With the developed microprocessor, the size of a fault-tolerant controller can be reduced, which makes it easy to embed fault-tolerant controllers into equipments controlled

[1]  David A. Rennels,et al.  Fault-Tolerant Computing—Concepts and Examples , 1984, IEEE Transactions on Computers.

[2]  Irith Pomeranz,et al.  Transient-fault recovery for chip multiprocessors , 2003, 30th Annual International Symposium on Computer Architecture, 2003. Proceedings..

[3]  Hideo Nakamura,et al.  Development of a fail-safe microprocessor LSI with self-diagnosis mechanism depending on an M-sequence code signature , 2001, Proceedings 2001 Pacific Rim International Symposium on Dependable Computing.

[4]  Babak Falsafi,et al.  Reunion: Complexity-Effective Multicore Redundancy , 2006, 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06).

[5]  Nobuyasu Kanekawa,et al.  Self-checking and fail-safe LSIs by intra-chip redundancy , 1996, Proceedings of Annual Symposium on Fault Tolerant Computing.

[6]  Rong Yuan,et al.  Configurable fault-tolerant processor (CFTP) for spacecraft onboard processing , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[7]  Nobuyasu Kanekawa,et al.  Fault detection and recovery coverage improvement by clock synchronized duplicated systems with optimal time diversity , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[8]  D.A. Rennels.  Architectures for fault-tolerant spacecraft computers , 1978, Proceedings of the IEEE.

[9]  Kotaro Shimamura,et al.  A fail-safe microprocessor using dual synthesizable processor cores , 1999, AP-ASIC'99. First IEEE Asia Pacific Conference on ASICs (Cat. No.99EX360).

[10]  Shunsuke Okumura,et al.  Quality of a Bit (QoB): A New Concept in Dependable SRAM , 2008, ISQED 2008.

[11]  Toshinori Sato,et al.  Dependability, power, and performance trade-off on a multicore processor , 2008, 2008 Asia and South Pacific Design Automation Conference.

[12]  Kotaro Shimamura,et al.  A triple redundant controller which adopts the time-sharing fault recovery method and its application to a power converter controller , 1998, Proceedings. Fourth IEEE Real-Time Technology and Applications Symposium (Cat. No.98TB100245).

[13]  J. Goldberg,et al.  SIFT: Design and analysis of a fault-tolerant computer for aircraft control , 1978, Proceedings of the IEEE.