Design of high-speed clock and data recovery circuits

This article describes the various architectures for a high-speed clock and data recovery (CDR) circuit. Following a brief introduction of clock and data recovery circuit, a phase detection circuit, one of the most critical blocks in a CDR that determines not only the performance but also the CDR architecture, is addressed. The descriptions start with the most basic XOR logic up to the phase-frequency detector circuit. Trade-offs of each of the phase detectors are outlined. Two types of dual loop CDR architecture are briefly introduced. Finally, full-rate and half rate CDR architectures are described.

[1]  Michael M. Green,et al.  OC-192 transmitter and receiver in standard 0.18-μm CMOS , 2002, IEEE J. Solid State Circuits.

[2]  B. Razavi.  Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .

[3]  G. Gutierrez,et al.  2.488 Gb/s silicon bipolar clock and data recovery IC for SONET (OC-48) , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[4]  J.D.H. Alexander.  Clock recovery from random binary signals , 1975 .

[5]  Y. Greshishchev,et al.  SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application , 2000, IEEE Journal of Solid-State Circuits.

[6]  P. O'Connor,et al.  A PLL-based 2.5-Gb/s GaAs clock and data regenerator IC , 1991 .

[7]  C. Hogge.  A self correcting clock recovery curcuit , 1985, Journal of Lightwave Technology.

[8]  Albrecht Rothermel,et al.  Clock/data recovery PLL using half-frequency clock , 1997 .

[9]  Behzad Razavi.  A Versatile Clock Recovery Architecture and Monolithic Implementation , 1996 .

[10]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[11]  Mehmet Soyuer.  A monolithic 2.3-Gb/s 100-mW clock and data recovery circuit in silicon bipolar technology , 1993 .

[12]  Hoi-Jun Yoo,et al.  A 4-Gb/s CMOS clock and data recovery circuit using 1/8-rate clock technique , 2003 .

[13]  Jin-Ku Kang,et al.  Clock and data recovery circuit with two exclusive-OR phase frequency detector , 2000 .

[14]  Behzad Razavi.  CMOS technology characterization for analog and RF design , 1999 .

[15]  B. Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector , 2001, IEEE J. Solid State Circuits.

[16]  Michael M. Green,et al.  A fully integrated SONET OC-48 transceiver in standard CMOS , 2001, IEEE J. Solid State Circuits.

[17]  Behzad Razavi,et al.  A 10-Gb/s CMOS clock and data recovery circuit with a half-rate binary phase/frequency detector , 2003, IEEE J. Solid State Circuits.

[18]  William J. Dally,et al.  CMOS high-speed I/Os - present and future , 2003, Proceedings 21st International Conference on Computer Design.

[19]  Behzad Razavi,et al.  A 6 GHz 68 mW BiCMOS phase-locked loop , 1994 .

[20]  Robert G. Meyer,et al.  Frequency limitations of a conventional phase-frequency detector , 1990 .

[21]  C. Schulien,et al.  Clock and data recovery IC for 40 Gb/s fiber-optic receiver , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).

[22]  B. Razavi,et al.  Challenges in the design of high-speed clock and data recovery circuits , 2002, IEEE Commun. Mag..

[23]  W.J. Dally,et al.  An 84-mW 4-Gb/s clock and data recovery circuit for serial link applications , 2001, 2001 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.01CH37185).

[24]  Roland E. Best.  Phase-locked loops : design, simulation, and applications , 2003 .

[25]  Muneo Fukaishi,et al.  A 6 Gbps CMOS phase detecting DEMUX module using half-frequency clock , 1998, 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215).

[26]  U. Langmann,et al.  A Si bipolar phase and frequency detector IC for clock extraction up to 8 Gb/s , 1992 .

[27]  Hui Wang,et al.  Low-power fully integrated 10-Gb/s SONET/SDH transceiver in 0.13-μm CMOS , 2003, IEEE J. Solid State Circuits.

[28]  W.J. Dally,et al.  Low-power area-efficient high-speed I/O circuit techniques , 2000, IEEE Journal of Solid-State Circuits.

[29]  C.R. Hogge.  A self correcting clock recovery circuit , 1985, IEEE Transactions on Electron Devices.