High-Level Synthesis Algorithms for Power and Temperature Minimization

Increasing digital system complexity and integration density motivate automation of the integrated circuit design process. High-level synthesis is a promising method of increasing designer productivity. Continued process scaling and increasing integration density result in increased power consumption, power density, and temperature. High-level synthesis for integrated circuit (IC) power and thermal optimization has been an active research area in the recent past. This chapter explains the challenges power and temperature optimization pose for high-level synthesis researchers and summarizes research progress to date.

[1]  Niraj K. Jha,et al.  High-level synthesis of low-power control-flow intensive circuits , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Niraj K. Jha,et al.  Behavioral synthesis for low power , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[3]  Alice C. Parker,et al.  Taking Thermal Considerations Into Account During High-Level Synthesis , 1997, VLSI Design.

[4]  Massoud Pedram,et al.  Register Allocation and Binding for Low Power , 1995, 32nd Design Automation Conference.

[5]  Ken Mai,et al.  The future of wires , 2001, Proc. IEEE.

[6]  Hai Zhou,et al.  Leakage power optimization with dual-V/sub th/ library in high-level synthesis , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[7]  Michael C. McFarland,et al.  Incorporating bottom-up design into hardware synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[8]  R.P. Dick,et al.  Adaptive multi-domain thermal modeling and analysis for integrated circuit synthesis and design , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[9]  Li Shang,et al.  TAPHS: thermal-aware unified physical-level and high-level synthesis , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[10]  Majid Sarrafzadeh,et al.  Variable voltage scheduling , 1995, ISLPED '95.

[11]  Alice C. Parker,et al.  3D scheduling: high-level synthesis with floorplanning , 1991, 28th ACM/IEEE Design Automation Conference.

[12]  Donald E. Thomas,et al.  Unifying behavioral synthesis and physical design , 2000, Proceedings 37th Design Automation Conference.

[13]  Christos A. Papachristou,et al.  A linear program driven scheduling and allocation method followed by an interconnect optimization algorithm , 1991, DAC '90.

[14]  Jason Cong,et al.  Incremental CAD , 2000, IEEE/ACM International Conference on Computer Aided Design. ICCAD - 2000. IEEE/ACM Digest of Technical Papers (Cat. No.00CH37140).

[15]  Miodrag Potkonjak,et al.  Power optimization of variable voltage core-based systems , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[16]  Giovanni De Micheli,et al.  High Level Synthesis of ASlCs un - der Timing and Synchronization Constraints , 1992 .

[17]  Sujit Dey,et al.  Common-case computation: a high-level technique for power and performance optimization , 1999, DAC '99.

[18]  D. Helms,et al.  Binding, Allocation and Floorplanning in Low Power High-Level Synthesis , 2003, ICCAD 2003.

[19]  E. Alon,et al.  The implementation of a 2-core, multi-threaded itanium family processor , 2006, IEEE Journal of Solid-State Circuits.

[20]  Ramesh Karri,et al.  Simultaneous scheduling and binding for power minimization during microarchitecture synthesis , 1995, ISLPED '95.

[21]  G. Ohm.  The Galvanic Circuit Investigated Mathematically , .

[22]  Niraj K. Jha,et al.  Input space adaptive design: a high-level methodology for energy and performance optimization , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[23]  Srinivas Katkoori,et al.  Knapbind: an area-efficient binding algorithm for low-leakage datapaths , 2003, Proceedings 21st International Conference on Computer Design.

[24]  Emil F. Girczyc,et al.  A generalized interconnect model for data path synthesis , 1991, DAC '90.

[25]  XuMin,et al.  Layout-driven RTL binding techniques for high-level synthesis using accurate estimators , 1997 .

[26]  Ramesh Karri,et al.  High-reliability, low-energy microarchitecture synthesis , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[27]  Miriam Leeser,et al.  The DT-model: high-level synthesis using data transfers , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[28]  Yao-Wen Chang,et al.  A Provably Good Approximation Algorithm for Power Optimization Using Multiple Supply Voltages , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[29]  Niraj K. Jha,et al.  Leakage power analysis and reduction during behavioral synthesis , 2002, Proceedings 2000 International Conference on Computer Design.

[30]  Miodrag Potkonjak,et al.  Power optimization of variable-voltage core-based systems , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[31]  Miodrag Potkonjak,et al.  Low-power behavioral synthesis optimization using multiple precision arithmetic , 1999, DAC '99.

[32]  Sujit Dey,et al.  High-Level Power Analysis and Optimization , 1997 .

[33]  David W. Knapp.  Fasolt: a program for feedback-driven data-path optimization , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[34]  Massoud Pedram,et al.  Module assignment for low power , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[35]  Pierre G. Paulin,et al.  Scheduling and Binding Algorithms for High-Level Synthesis , 1989, 26th ACM/IEEE Design Automation Conference.

[36]  Sujit Dey,et al.  A power management methodology for high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[37]  Li Shang,et al.  ISAC: Integrated Space-and-Time-Adaptive Chip-Package Thermal Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[38]  Miodrag Potkonjak,et al.  Optimizing power using transformations , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[39]  Mark C. Johnson,et al.  Optimal selection of supply voltages and level conversions during data path scheduling under resource constraints , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[40]  Wayne Wolf,et al.  High-Level VLSI Synthesis , 1991 .

[41]  Taewhan Kim,et al.  Thermal-aware high-level synthesis based on network flow method , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[42]  Alice C. Parker,et al.  Synthesis of application-specific multiprocessor architectures , 1991, 28th ACM/IEEE Design Automation Conference.

[43]  Martin D. F. Wong,et al.  Simultaneous functional-unit binding and floorplanning , 1994, ICCAD '94.

[44]  Luca Benini,et al.  Exploring "temperature-aware" design in low-power MPSoCs , 2006, DATE.

[45]  Margarida F. Jacome,et al.  A new technique for estimating lower bounds on latency for high level synthesis , 2000, ACM Great Lakes Symposium on VLSI.

[46]  J. Rabaey,et al.  Behavioral Level Power Estimation and Exploration , 1997 .

[47]  Nazanin Mansouri,et al.  Power islands: a high-level technique for counteracting leakage in deep sub-micron , 2006, 7th International Symposium on Quality Electronic Design (ISQED'06).

[48]  John P. Knight,et al.  Power-Profiler: Optimizing ASICs Power Consumption at the Behavioral Level , 1995, 32nd Design Automation Conference.

[49]  Jordi Cortadella,et al.  High-level synthesis techniques for reducing the activity of functional units , 1995, ISLPED '95.

[50]  Niraj K. Jha,et al.  SCALP: an iterative-improvement-based low-power data path synthesis system , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[51]  Abhijit Chatterjee,et al.  Synthesis of low power linear DSP circuits using activity metrics , 1994, Proceedings of 7th International Conference on VLSI Design.

[52]  Alex Orailoglu,et al.  Microarchitectural synthesis of performance-constrained, low-power VLSI designs , 2002, TODE.

[53]  Daniel D. Gajski,et al.  High ― Level Synthesis: Introduction to Chip and System Design , 1992 .

[54]  Niraj K. Jha,et al.  An ILP formulation for low power based on minimizing switched capacitance during data path allocation , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[55]  Seda Ogrenci Memik,et al.  Temperature-aware resource allocation and binding in high-level synthesis , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[56]  Emmanuel Casseau,et al.  Interconnect Cost Control during High-Level Synthesis , 2000 .

[57]  Kia Bazargan,et al.  Hierarchical global floorplacement using simulated annealing and network flow area migration , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[58]  Domenik Helms,et al.  Voltage- and ABB-island optimization in high level synthesis , 2007, Proceedings of the 2007 international symposium on Low power electronics and design (ISLPED '07).

[59]  Kevin Skadron,et al.  HotSpot: a compact thermal modeling methodology for early-stage VLSI design , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[60]  S. Katkoori,et al.  Profile-driven behavioral synthesis for low-power VLSI systems , 1995, IEEE Design & Test of Computers.

[61]  Prithviraj Banerjee,et al.  Simultaneous scheduling, binding and floorplanning in high-level synthesis , 1998, Proceedings Eleventh International Conference on VLSI Design.

[62]  Niraj K. Jha,et al.  Interconnect-aware low-power high-level synthesis , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[63]  Hai Zhou,et al.  Unified Incremental Physical-Level and High-Level Synthesis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[64]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997, ISLPED.

[65]  Min Ni,et al.  Thermal-Induced Leakage Power Optimization by Redundant Resource Allocation , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.