A 5.2GHz LNA in 0.35µm CMOS utilizing inter–stage series resonance and optimizing the substrate resistance
暂无分享,去创建一个
[1] Hans Hjelmgren,et al. Small-signal substrate resistance effect in RF CMOS identified through device simulations , 2001 .
[2] C. Enz,et al. MOS transistor modeling for RF IC design , 2000, IEEE Journal of Solid-State Circuits.
[3] Qiuting Huang,et al. Broadband, 0.25 /spl mu/m CMOS LNAs with sub-2dB NF for GSM applications , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).
[4] Suet Fong Tin,et al. Substrate network modeling for CMOS RF circuit simulation , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).
[5] M.N. El-Gamal,et al. 2.4-5.8 GHz CMOS LNA's using integrated inductors , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).
[6] H.R. Rategh,et al. A 5-GHz CMOS wireless LAN receiver front end , 2000, IEEE Journal of Solid-State Circuits.
[7] M. Steyaert,et al. High-performance 5.2 GHz LNA with on-chip inductor to provide ESD protection , 2001 .
[8] E. H. Westerwick. A 5 GHz band CMOS low noise amplifier with a 2.5 dB noise figure , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).