Integrating intelligence on silicon electronic systems.An inter-university cooperative research project for innovative process, device, circuit, and system technologies
暂无分享,去创建一个
[1] Eisuke Tokumitsu,et al. Fabrication and characterization of metal-ferroelectrics-semiconductor field effect transistors using epitaxial bamgf4 films grown on si(111) substrates , 1997 .
[2] Tadashi Shibata,et al. The Concept of Four-Terminal Devices and Its Significance in the Implementation of Intelligent Integrated Circuits , 1994 .
[3] Tadashi Shibata,et al. Real-time reconfigurable logic circuits using neuron MOS transistors , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[4] Tadashi Shibata,et al. A functional MOS transistor featuring gate-level weighted sum and threshold operations , 1992 .
[5] Michitaka Kameyama,et al. Highly parallel collision detection processor for intelligent robots , 1992 .
[6] Shoji Kawahito,et al. High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits , 1994, IEEE Trans. Computers.
[7] H. Ishiwara,et al. Nonvolatile memory operations of metal-ferroelectric-insulator-semiconductor (MFIS) FETs using PLZT/STO/Si(100) structures , 1997, IEEE Electron Device Letters.
[8] Shoji Kawahito,et al. Multiwave computing circuits using integrated opto-electronic devices , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.
[9] Tadashi Shibata,et al. Neuron MOS winner-take-all circuit and its application to associative memory , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.
[10] Masatoshi Ishikawa,et al. Target tracking algorithm for 1 ms visual feedback system using massively parallel processing , 1996, Proceedings of IEEE International Conference on Robotics and Automation.
[11] Michitaka Kameyama,et al. A 1.5 V-supply 200 MHz pipelined multiplier using multiple-valued current-mode MOS differential logic circuits , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[12] Tadashi Shibata,et al. Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.
[13] Toshishige Shimamura,et al. Proposal of a Single-Transistor-Cell-Type Ferroelectric Memory Using an SOI Structure and Experimental Study on the Interference Problem in the Write Operation , 1997 .