Fault-Tolerant Manager Core for Dynamic Partial Reconfiguration in FPGAs

Critical applications must rely on fault-tolerant systems in order to guarantee an error-free execution since the cost of a system fault can be paid in terms of millions of dollars or, even worse, in terms of human lives. In this context, Dynamic Partial Reconfiguration (DPR) enables a more optimized and reliable usage of state-of-the-art Xilinx SRAM-based Field Programmable Gate Arrays (FPGA) resources over space and time. DPR techniques make use of the Internal Configuration Access Port (ICAP), an internal FPGA interface that allows changing on the fly the functionality of a portion of its logic. Unfortunately, a standard DPR flow requires the use of at least a microprocessor (MicroBlaze, PowerPC or ARM), extra memories due to the microprocessor and several peripherals, which results in dense and complex designs that may be easily corrupted by radiation incidence. This chapter presents a generic DPR manager core that has been optimized to provide high reliability. Results are shown in terms of performance, resources utilization and fault tolerance capability, which reinforce its advantages over traditional solutions.

[1]  Juanjo Noguera,et al.  Fast dynamic and partial reconfiguration data path with low hardware overhead on Xilinx FPGAs , 2010, 2010 IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum (IPDPSW).

[2]  M. Wirthlin,et al.  Fault Tolerant ICAP Controller for High-Reliable Internal Scrubbing , 2008, 2008 IEEE Aerospace Conference.

[3]  Jean-Luc Dekeyser,et al.  Dynamic reconfiguration of modular I/O IP cores for avionic applications , 2012, 2012 International Conference on Reconfigurable Computing and FPGAs.

[4]  Oliver Diessel,et al.  ICAP-I: A reusable interface for the internal reconfiguration of Xilinx FPGAs , 2009, 2009 International Conference on Field-Programmable Technology.

[5]  P. Peronnard,et al.  Method for measuring mixed field radiation levels relevant for SEEs at the LHC , 2011, 2011 12th European Conference on Radiation and Its Effects on Components and Systems.

[6]  Khaled Benkrid,et al.  A novel high-performance fault-tolerant ICAP controller , 2012, 2012 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[7]  Walter Stechele,et al.  Towards Rapid Dynamic Partial Reconfiguration in Video-Based Driver Assistance Systems , 2010, ARC.

[8]  S. Bayar,et al.  Self-reconfiguration on Spartan-III FPGAs with compressed partial bitstreams via a parallel configuration access port (cPCAP) core , 2008, 2008 Ph.D. Research in Microelectronics and Electronics.

[9]  Javier Echanobe,et al.  Dynamic Partial Reconfiguration in Embedded Systems for Intelligent Environments , 2012, 2012 Eighth International Conference on Intelligent Environments.

[10]  Walter Stechele,et al.  A new framework to accelerate Virtex-II Pro dynamic partial self-reconfiguration , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.

[11]  Mihalis Psarakis,et al.  Fault tolerant FPGA processor based on runtime reconfigurable modules , 2012, 2012 17th IEEE European Test Symposium (ETS).

[12]  Axel Jantsch,et al.  Run-time Partial Reconfiguration speed investigation and architectural design space exploration , 2009, 2009 International Conference on Field Programmable Logic and Applications.

[13]  M. Caffrey,et al.  Static Proton and Heavy Ion Testing of the Xilinx Virtex-5 Device , 2007, 2007 IEEE Radiation Effects Data Workshop.

[14]  Lloyd W. Massengill,et al.  Basic mechanisms and modeling of single-event upset in digital microelectronics , 2003 .

[15]  Bin Zhang,et al.  A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput , 2008, 2008 International Conference on Field Programmable Logic and Applications.

[16]  Marco D. Santambrogio,et al.  High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing , 2012, 2012 15th Euromicro Conference on Digital System Design.