Derating for static timing analysis: Theory and practice

Derating is a versatile technique supported by all static timing analysis (STA) tools in industry. In essence, it enables designers to modify any delay or slew computation performed by such tools. Despite this common use in industry, the scientific literature on derating is scarce to none. This has led to its incorrect use, misunderstanding, and even dismissal. This situation has also been exacerbated with the emergence of statistical STA. This paper is our attempt to fill this void in the literature. We review the use of derating in the context of STA, discuss the important issues, and provide answers to its correct use. We also provide experimental results to justify our claims. Our contribution builds a theoretical and practical foundation to help designers get more insight into derating.

[1]  Ali Dasdan,et al.  Handling inverted temperature dependence in static timing analysis , 2006, TODE.

[2]  W. Roethig.  Library characterization and modeling for 130 nm and 90 nm SoC design , 2003, IEEE International [Systems-on-Chip] SOC Conference, 2003. Proceedings..

[3]  D. B. White,et al.  Using voltage and temperature adders to account for variations in operating conditions during digital timing simulation , 1997, Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit (Cat. No.97TH8334).

[4]  Sani R. Nassif,et al.  A Methodology for Worst-Case Analysis of Integrated Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  Robin Wilson,et al.  Temperature- and Voltage-Aware Timing Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[6]  David Blaauw,et al.  Statistical Analysis and Optimization for VLSI: Timing and Power , 2005, Series on Integrated Circuits and Systems.

[7]  S. B. Samaan.  The impact of device parameter variations on the frequency and performance of VLSI chips , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[8]  K. Stromberg.  Introduction to classical real analysis , 1981 .

[9]  Nevine Nassif,et al.  Timing verification of the 21264: A 600 MHz full-custom microprocessor , 1998, Proceedings International Conference on Computer Design. VLSI in Computers and Processors (Cat. No.98CB36273).

[10]  Emre Salman,et al.  Exploiting Setup–Hold-Time Interdependence in Static Timing Analysis , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[11]  Jinfeng Liu,et al.  Designing and Validating Process-Variation-Aware Cell Libraries , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).