This paper presents a simulation model of the Torus Routing Chip (TRC) written in Verilog. The model represents the functional behaviour of the routing chip down to the flit (byte) level. The TRCs are self-timed and interconnected in a 4 by 4 torus (mesh with wrap-around) having unidirectional channels along the x and y-dimension. To avoid deadlock situations, the TRC implements two virtual channels on every physical channel. The model is presented in a top down manner with emphasis on the modelling of the packet routing algorithm, asynchronous channels, controlled access to shared resources and the increased complexity caused by virtual channels. The testing of the model as well as experience from using Verilog to develop a high-level architectural simulation is discussed.
[1]
Samir Palnitkar,et al.
Verilog HDL: a guide to digital design and synthesis
,
1996
.
[2]
Douglas J. Smith,et al.
VHDL & Verilog compared & contrasted—plus modeled example written in VHDL, Verilog and C
,
1996,
DAC '96.
[3]
Pauline C. Haddow.
A generalisation of router chip design
,
1997,
PDP.
[4]
Beniamino Di Martino,et al.
Proceedings of 4th Euromicro Workshop on Parallel and Distributed Processing
,
1996
.
[5]
Kai Hwang,et al.
Advanced computer architecture - parallelism, scalability, programmability
,
1992
.
[6]
Samir Palnitkar,et al.
A Guide to Digital Design and Synthesis
,
1996
.