Power-aware through-silicon-via minimization by partitioning finite state machine with datapath

This paper proposes an extended Finite State Machine with Datapath (FSMD) partitioning that performs three-dimensional (3D) high level synthesis (HLS) with objectives to minimize the number of through-silicon-via (TSV) and to equip the synthesized system with power gating capability to save power. The original FSMD partitioning was proposed for conventional low-power 2D system and was only employed before HLS. Our extended FSMD partitioning problem is formulated using integer linear programming (ILP) to minimize TSVs under constraints of footprint area, power limit, number of die stacks and HLS rules. Case study has been conducted on Discrete Cosine Transform (DCT) circuit to evaluate the effectiveness of the proposed method in terms of number of TSVs and power dissipation. Besides, power gating capability is verified and analyzed.

[1]  Jianwen Zhu,et al.  Stacked FSMD: a power efficient micro-architecture for high level synthesis , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[2]  Abbas El Gamal,et al.  The prospect of 3D-IC , 2009, 2009 IEEE Custom Integrated Circuits Conference.

[3]  Taewhan Kim,et al.  Algorithms for TSV resource sharing and optimization in designing 3D stacked ICs , 2014, Integr..

[4]  Shih-Hsu Huang,et al.  TSV sharing through multiplexing for TSV count minimization in high-level synthesis , 2011, 2011 IEEE International SOC Conference.

[5]  Yi-Hang Chen,et al.  Parallel Layer-Aware Partitioning for 3 D Designs , 2013 .

[6]  Zied Marrakchi,et al.  TSV count minimization and thermal analysis for 3D Tree-based FPGA , 2013, Proceedings of 2013 International Conference on IC Design & Technology (ICICDT).

[7]  Juinn-Dar Huang,et al.  Layer-Aware Design Partitioning for Vertical Interconnect Minimization , 2011, 2011 IEEE Computer Society Annual Symposium on VLSI.

[8]  Nikitas J. Dimopoulos,et al.  FSMD Partitioning for Low Power Using ILP , 2008, 2008 IEEE Computer Society Annual Symposium on VLSI.

[9]  Chi-Hoon Shin,et al.  Fine-Grained FSMD Power Gating Considering Power Overhead , 2011 .

[10]  Shih-Hsu Huang,et al.  Accurate TSV Number Minimization in High-Level Synthesis , 2011, J. Inf. Sci. Eng..

[11]  Seong-Woon Kim,et al.  Design of Low-Power Asynchronous MSP430 Processor Core Using AFSM Based Controllers , 2008 .

[12]  C. Lagahe-Blanchard,et al.  Wafer stacking: key technology for 3D integration , 2009, 2009 IEEE International SOI Conference.

[13]  Subhashis Majumder,et al.  A Graph-Based 3D IC Partitioning Technique , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[14]  Yuan Xie,et al.  Test-wrapper optimization for embedded cores in TSV-based three-dimensional SOCs , 2009, 2009 IEEE International Conference on Computer Design.

[15]  Nikitas J. Dimopoulos,et al.  Towards Automated FSMD Partitioning for Low Power Using Simulated Annealing , 2009, SAMOS.

[16]  Yi-Ting Chen,et al.  Two-staged parallel layer-aware partitioning for 3D designs , 2014, Technical Papers of 2014 International Symposium on VLSI Design, Automation and Test.

[17]  Dimitrios Soudris,et al.  Architecture-Level Exploration of Alternative Interconnection Schemes Targeting 3D FPGAs: A Software-Supported Methodology , 2008, Int. J. Reconfigurable Comput..

[18]  S. Yang,et al.  Logic Synthesis and Optimization Benchmarks User Guide Version 3.0 , 1991 .

[19]  Lei Zhang,et al.  TSV Minimization for Circuit — Partitioned 3D SoC Test Wrapper Design , 2013, Journal of Computer Science and Technology.