Bitwise encoding of finite state machines

We propose an innovative method of encoding the states of finite state machines. Our approach consists of iteratively defining the code word, one bit at a time. In each iteration the input state machine is decomposed into two submachines, with the first submachine having only two states. One bit is therefore sufficient to encode this submachine and it can be assigned arbitrarily as the particular value it assumes for each state is of minimal influence in terms of the machine implementation. The process is repeated again having as input the second submachine, until all the bits are encoded. We provide experimental results which indicate that our method of iteratively defining one bit at a time can generally achieve superior results to existing sequential state assignment methods which try to solve large problems heuristically.<<ETX>>

[1]  Gabriele Saucier,et al.  ASYL: A Rule-Based System for Controller Synthesis , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  S. Devadas,et al.  Finite state machine decomposition by transition pairing , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Multiple-Valued Minimization for PLA Optimization , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Edward J. McCluskey,et al.  The Coding of Internal States of Sequential Circuits , 1964, IEEE Trans. Electron. Comput..

[5]  Douglas B. Armstrong On the Efficient Assignment of Internal Codes to Sequential Machines , 1962, IRE Trans. Electron. Comput..

[6]  P. Ashar,et al.  Sequential Logic Synthesis , 1991 .

[7]  J. Hartmanis,et al.  Algebraic Structure Theory Of Sequential Machines , 1966 .

[8]  Stephen H. Unger,et al.  A Note on the Number of Internal Variable Assignments for Sequential Switching Circuits , 1959, IRE Trans. Electron. Comput..

[9]  Douglas B. Armstrong,et al.  A Programmed Algorithm for Assigning Internal Codes to Sequential Machines , 1962, IRE Trans. Electron. Comput..

[10]  Tiziano Villa,et al.  NOVA: State Assignment of Finite State Machines for Optimal Two-Level Logic Implementations , 1989, 26th ACM/IEEE Design Automation Conference.

[11]  Alberto L. Sangiovanni-Vincentelli,et al.  MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..