CELONCEL: Effective design technique for 3-D monolithic integration targeting high performance integrated circuits
暂无分享,去创建一个
Giovanni De Micheli | David Z. Pan | Thomas Ernst | Olivier Faynot | Olivier Thomas | Perrine Batude | Shashikanth Bobba | Ashutosh Chakraborty
[1] Edmund J. Sprogis,et al. Wafer-level 3D integration technology , 2008, IBM J. Res. Dev..
[2] Jason Cong,et al. Advances and Challenges in 3D Physical Design (IPSJ Transactions on System LSI Design Methodology Vol.3) , 2010 .
[3] Yangdong Deng,et al. Interconnect characteristics of 2.5-D system integration scheme , 2001, ISPD '01.
[4] C.-J. Richard Shi,et al. CASCADE: A Standard Supercell Design Methodology With Congestion-Driven Placement for Three-Dimensional Interconnect-Heavy Very Large-Scale Integrated Circuits , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[5] Yao-Wen Chang,et al. NTUplace2: a hybrid placer using partitioning and analytical techniques , 2006, ISPD '06.
[6] Yuan Xie,et al. Processor Design in 3D Die-Stacking Technologies , 2007, IEEE Micro.
[7] Joseph R. Shinnerl,et al. mPL6: enhanced multilevel mixed-size placement , 2006, ISPD '06.
[8] Kaustav Banerjee,et al. 3-D ICs: a novel chip design for improving deep-submicrometer interconnect performance and systems-on-chip integration , 2001, Proc. IEEE.
[9] L. Di Cioccio,et al. Enabling technologies for 3D integration: From packaging miniaturization to advanced stacked ICs , 2008, 2008 IEEE International Electron Devices Meeting.
[10] Majid Sarrafzadeh,et al. Congestion reduction during placement with provably good approximation bound , 2003, TODE.
[11] R. H. Havemann,et al. High-performance interconnects: an integration overview , 2001, Proc. IEEE.
[12] Eby G. Friedman,et al. Three-dimensional Integrated Circuit Design , 2008 .
[13] A. Chandrakasan,et al. Design tools for 3-D integrated circuits , 2003, Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003..
[14] Jason Cong,et al. Thermal-Aware 3D IC Placement Via Transformation , 2007, 2007 Asia and South Pacific Design Automation Conference.
[15] Kinam Kim,et al. High Speed and Highly Cost effective 72M bit density S3 SRAM Technology with Doubly Stacked Si Layers, Peripheral only CoSix layers and Tungsten Shunt W/L Scheme for Standalone and Embedded Memory , 2007, 2007 IEEE Symposium on VLSI Technology.
[16] Andrew B. Kahng,et al. APlace: a general analytic placement framework , 2005, ISPD '05.
[17] A. Toffoli,et al. Advances in 3D CMOS sequential integration , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).
[18] X. Garros,et al. GeOI and SOI 3D monolithic cell integrations for high density applications , 2006, 2009 Symposium on VLSI Technology.
[19] Jason Cong,et al. Advances and Challenges in 3D Physical Design , 2010, IPSJ Trans. Syst. LSI Des. Methodol..
[20] David Z. Pan,et al. RegPlace: A high quality open-source placement framework for structured ASICs , 2009, 2009 46th ACM/IEEE Design Automation Conference.