Verifying out-of-order executions

The paper presents an approach to the specification and verification of out-of-order execution in the design of micro-processors. Ultimately, the appropriate statement of correctness is that the out-of-order execution produces the same final state as a purely sequential machine running the same program.

[1]  Hergen Pargmann,et al.  Translating VHDL into functional symbolic finite-state models , 1995, Formal Methods Syst. Des..

[2]  Zohar Manna,et al.  Clocked Transition Systems , 1996 .

[3]  N. Shankar,et al.  A Tutorial on Using Pvs for Hardware Veriication ? Pvs Stands for \prototype Veriication System." It Consists of a Speciication Language Integrated with Support Tools and a Theorem Prover. Pvs Tries to Pro- ? , 1995 .

[4]  Robert K. Brayton,et al.  Verification Using Uninterpreted Functions and Finite Instantiations , 1996, FMCAD.

[5]  R. Schlor.  A prover for VHDL-based hardware design , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[6]  Anthony McIsaac,et al.  Model Checking in a Microprocessor Design Project , 1997, CAV.

[7]  Natarajan Shankar,et al.  Fair Synchronous Transition Systems and Their Liveness Proofs , 1998, FTRTFT.

[8]  M. Gordon,et al.  Introduction to HOL: a theorem proving environment for higher order logic , 1993 .

[9]  Mandayam K. Srivas,et al.  Applying formal verification to the AAMP5 microprocessor: A case study in the industrial use of formal methods , 1996, Formal Methods Syst. Des..

[10]  David A. Patterson,et al.  Computer Architecture: A Quantitative Approach , 1969 .

[11]  David L. Dill,et al.  Automatic verification of Pipelined Microprocessor Control , 1994, CAV.

[12]  David L. Dill,et al.  Efficient validity checking for processor verification , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[13]  Bernhard Josko,et al.  Specification and verification of VHDL-based system-level hardware designs , 1995, Specification and validation methods.

[14]  Edmund M. Clarke,et al.  Symbolic Model Checking: 10^20 States and Beyond , 1990, Inf. Comput..

[15]  Kurt Keutzer.  The Need for Formal Methods for Integrated Circuit Design , 1996, FMCAD.