An Efficient Verification Method for Microprocessors Based on the Virtual Machine

This paper presents an efficient verification method for microprocessors based on virtual machine. Under memory and I/O device models provided by the virtual machine, our simulation tool can not only simulate test programs but also operating systems. This simulation environment is close to the real environment of microprocessors, so it is sufficient for functional verification of microprocessors before tape out. At the same time, our simulation tool can automatically compare the simulation results using the virtual machine as reference model and find the error positions. This method takes full advantage of the virtual machine and greatly improves speed and efficiency of the verification procedure. This method has been successfully applied in the verification of an embedded microprocessor Amex86 designed in our laboratory for six months by five persons.

[1]  Todd M. Austin,et al.  The SimpleScalar tool set, version 2.0 , 1997, CARN.

[2]  Sigarch.  Proceedings : the 22nd Annual International Symposium on Computer Architecture, June 22-24, 1995, Santa Margherita Ligure, Italy , 1995 .

[3]  Mark Horowitz,et al.  Architecture validation for processors , 1995, Proceedings 22nd Annual International Symposium on Computer Architecture.

[4]  Jian Shen,et al.  Effective techniques for processor validation and test , 1999 .

[5]  Sarita V. Adve,et al.  RSIM Reference Manual: Version 1.0 , 1997 .

[6]  Chong-Min Kyung,et al.  Verification methodology of compatible microprocessors , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[7]  David A. Wood,et al.  Full-system timing-first simulation , 2002, SIGMETRICS '02.

[8]  John Morris.  Reconfigurable Logic: A Saviour for Experimental Computer Architecture Research , 2003, Asia-Pacific Computer Systems Architecture Conference.