Tunneling Field-Effect Transistors (TFETs) With Subthreshold Swing (SS) Less Than 60 mV/dec

We have demonstrated a 70-nm n-channel tunneling field-effect transistor (TFET) which has a subthreshold swing (SS) of 52.8 mV/dec at room temperature. It is the first experimental result that shows a sub-60-mV/dec SS in the silicon-based TFETs. Based on simulation results, the gate oxide and silicon-on-insulator layer thicknesses were scaled down to 2 and 70 nm, respectively. However, the ON/ OFF current ratio of the TFET was still lower than that of the MOSFET. In order to increase the on current further, the following approaches can be considered: reduction of effective gate oxide thickness, increase in the steepness of the gradient of the source to channel doping profile, and utilization of a lower bandgap channel material

[1]  N. Arora.  MOSFET Models for VLSI Circuit Simulation , 1993 .

[2]  K. Gopalakrishnan,et al.  I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q , 2002, Digest. International Electron Devices Meeting,.

[3]  I. Eisele,et al.  Performance Enhancement of Vertical Tunnel Field-Effect Transistor with SiGe in the δp+ Layer , 2004 .

[4]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[5]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[6]  Byung-Gook Park,et al.  A novel biasing scheme for I-MOS (impact-ionization MOS) devices , 2005, IEEE Transactions on Nanotechnology.

[7]  R. Howe,et al.  A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronics , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[8]  Byung-Gook Park,et al.  100-nm n-/p-channel I-MOS using a novel self-aligned structure , 2005, IEEE Electron Device Letters.

[9]  K. Boucart,et al.  Suspended-gate MOSFET: bringing new MEMS functionality into solid-state MOS transistor , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[10]  Woo Young Choi,et al.  70-nm impact-ionization metal-oxide-semiconductor (I-MOS) devices integrated with tunneling field-effect transistors (TFETs) , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[11]  Qin Zhang,et al.  Low-subthreshold-swing tunnel transistors , 2006, IEEE Electron Device Letters.

[12]  T. Nirschl,et al.  Correction to "Revision of Tunneling Field-Effect Transistor in Standard CMOS Technologies" , 2007 .

[13]  Andrew B. Kahng,et al.  A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS) , 2009, 2009 International SoC Design Conference (ISOCC).