Dynamic diagnosis of sequential circuits based on stuck-at faults
暂无分享,去创建一个
[1] Elizabeth M. Rudnick,et al. Rapid Diagnostic Fault Simulation of Stuck-at Faults in Sequential Circuits using Compact Lists , 1995, 32nd Design Automation Conference.
[2] J.A. Waicukauski,et al. Failure diagnosis of structured VLSI , 1989, IEEE Design & Test of Computers.
[3] S. Davidson,et al. Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.
[4] Melvin A. Breuer,et al. Fault Diagnosis in Synchronous Sequential Circuits Based on an Effect–Cause Analysis , 1982, IEEE Transactions on Computers.
[5] Melvin A. Breuer,et al. Digital systems testing and testable design , 1990 .
[6] Aaas News,et al. Book Reviews , 1893, Buffalo Medical and Surgical Journal.
[7] Janusz Rajski,et al. A method of fault analysis for test generation and fault diagnosis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[8] Patrick Girard,et al. Diagnostic of path and gate delay faults in non-scan sequential circuits , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[9] Paul George Ryan,et al. Compressed and Dynamic Fault Dictionaries for Fault Isolation , 1994 .
[10] Stephen J. Sangwine,et al. Fault diagnosis in combinational digital circuits using a backtrack algorithm to generate fault location hypotheses , 1988 .
[11] Premachandran R. Menon,et al. SCRIPT: a critical path tracing algorithm for synchronous sequential circuits , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[12] P. R. Menon,et al. Critical Path Tracing: An Alternative to Fault Simulation , 1984, IEEE Des. Test.
[13] E. Macii,et al. Multiple fault diagnosis in combinational circuits , 1995 .
[14] David Bryan,et al. Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.
[15] Randall Davis,et al. Diagnostic Reasoning Based on Structure and Behavior , 1984, Artif. Intell..