Low-cost methodology for fault diagnosis and localization in pipelined ADCs

Abstract This paper presents two low cost methodologies for fault diagnosis and localization in digitally calibrated pipelined analog-to-digital converters (ADCs). A simple design for test (DFT) is proposed to generate the required test stimulus and to provide the required controllability to collect the code error (fault) signature, which is represented by the difference between the transfer characteristics of the device under test and a golden one. In the first method, the features of the code error-signature are modeled to differentiate between the fault types and fault locations. The main focus of the first method is to detect and localize the capacitance mismatch, gain degradation, reference voltage error and offset voltage error of the device under test (DUT). The modeled features of the code error signatures are the number of zero crossing and the number of jumps in its derivative. The number of zero crossing is utilized to diagnose and localize the capacitance mismatch and gain degradation faults, while the number of jumps is used to detect and localize the reference voltage and offset voltage faults. The faults are determined stage-wise. The second method needs longer diagnosing time, but is able to diagnose the multi-source faults. To verify the proposed methodologies, a ten-stage digitally-calibrated pipelined ADC is behaviorally modeled and simulated using MATLAB. Faults having different type and values are intentionally injected in different stages of the design. The simulation results show the effectiveness of the proposed methods in detecting the faulty portion and fault type. Therefore, the faulty (or even the weak) portion(s) of the DUT can be identified. Which is useful feedback information for the designer to enhance the reliability of the subsequent design generation.

[1]  Soon-Jyh Chang,et al.  A Reduced Code Linearity Test Method for Pipelined A/D Converters , 2008, 2008 17th Asian Test Symposium.

[2]  Hsin-Wen Ting,et al.  Transition-Code Based Linearity Test Method for Pipelined ADCs With Digital Error Correction , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Turker Kuyel,et al.  Relating linearity test results to design flaws of pipelined analog to digital converters , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[4]  Hanjun Jiang,et al.  A fully digital-compatible BIST strategy for ADC linearity testing , 2007, 2007 IEEE International Test Conference.

[5]  P.J. Hurst,et al.  A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration , 2004, IEEE Journal of Solid-State Circuits.

[6]  Camelia Hora,et al.  Diagnosis of Local Spot Defects in Analog Circuits , 2012, IEEE Transactions on Instrumentation and Measurement.

[7]  Kunihiro Asada,et al.  Signature-based testing for adaptive digitally-calibrated pipelined analog-to-digital converters , 2009, 2009 IEEE 8th International Conference on ASIC.

[8]  Borivoje Nikolic,et al.  Least mean square adaptive digital background calibration of pipelined analog-to-digital converters , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Un-Ku Moon,et al.  Background digital calibration techniques for pipelined ADCs , 1997 .

[10]  Kwang-Ting Cheng,et al.  Calibration and Testing Time Reduction Techniques for a Digitally-Calibrated Pipelined ADC , 2009, 2009 27th IEEE VLSI Test Symposium.

[11]  A. Chatterjee,et al.  Optimal linearity testing of analog-to-digital converters using a linear model , 2003 .

[12]  X. Zhang,et al.  Failure localization methods for system-on-chip (SoC) using photon emission microscopy , 2013, International Symposium on the Physical and Failure Analysis of Integrated Circuits.

[13]  Renee Liu,et al.  Successful failure analysis using fault diagnosis tool and product characterization board in BiCMOS technology low yield investigation , 2013, Proceedings of the 20th IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[14]  Hsiu-Ming Chang,et al.  Tester-Assisted Calibration and Screening for Digitally-Calibrated ADCs , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[15]  Salvador Mir,et al.  Exploiting Pipeline ADC Properties for a Reduced-Code Linearity Test Technique , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Hsin-Wen Ting,et al.  Digital Design-for-Diagnosis Method for Error Identification of Pipelined ADCs , 2011, J. Electron. Test..

[17]  Behzad Razavi,et al.  A 10b 500MHz 55mW CMOS ADC , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[18]  T. L. Sculley,et al.  A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A/D converter , 2002 .

[19]  Kazuki Shigeta,et al.  Failure Localization of Logic Circuits Using Voltage Contrast Considering State of Transistors , 2013, 2013 22nd Asian Test Symposium.

[20]  Boris Murmann,et al.  Digitally Assisted Pipeline ADCs: Theory and Implementation , 2004 .