Towards automatic synthesis and verification of complex electronic systems

Time-to-market has become one of the driving forces in the electronics industry. A well-defined design methodology and the use of CAD tools are essential in shortening design time and bringing new products to market with the quality that the evolution of the electronics market demands. Novel developments in system implementation technologies and in design methods and tools are presented.<<ETX>>

[1]  Robert K. Brayton,et al.  Multilevel logic synthesis , 1990, Proc. IEEE.

[2]  Alexander Saldanha,et al.  Is redundancy necessary to reduce delay , 1990, DAC '90.

[3]  Alberto L. Sangiovanni-Vincentelli,et al.  Irredundant sequential machines via optimal logic synthesis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Alberto Sangiovanni-Vincentelli.  Synthesis of LSI Circuits , 1987 .

[5]  Srinivas Devadas,et al.  On the verification of sequential machines at differing levels of abstraction , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Rob A. Rutenbar,et al.  Massively Parallel Switch-Level Simulation: A Feasibility Study , 1989, 26th ACM/IEEE Design Automation Conference.

[7]  Randal E. Bryant,et al.  Efficient implementation of a BDD package , 1991, DAC '90.

[8]  Tom Blank,et al.  A Survey of Hardware Accelerators Used in Computer-Aided Design , 1984, IEEE Design & Test of Computers.

[9]  Randal E. Bryant,et al.  Symbolic Manipulation of Boolean Functions Using a Graphical Representation , 1985, 22nd ACM/IEEE Design Automation Conference.

[10]  Kurt Keutzer,et al.  Synthesis of robust delay-fault-testable circuits: practice , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Michael H. Schulz,et al.  SOCRATES: a highly efficient automatic test pattern generation system , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  T. Gheewala,et al.  CrossCheck: A Cell Based VLSI Testability Solution , 1989, 26th ACM/IEEE Design Automation Conference.

[13]  Alberto L. Sangiovanni-Vincentelli,et al.  Circuit Simulation on the Connection Machine , 1987, 24th ACM/IEEE Design Automation Conference.

[14]  Robert K. Brayton,et al.  Timing optimization with testability considerations , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[15]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[16]  Reinaldo A. Bergamaschi,et al.  Synthesis using path-based scheduling: algorithms and exercises , 1991, DAC '90.

[17]  Robert P. Kurshan,et al.  Software for analytical development of communications protocols , 1990, AT&T Technical Journal.

[18]  Jacob K. White,et al.  Parallel simulation algorithms for grid-based analog signal processors , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[19]  Kurt Keutzer,et al.  Validatable nonrobust delay-fault testable circuits via logic synthesis , 1990, IEEE International Symposium on Circuits and Systems.

[20]  Robert K. Brayton,et al.  Implicit state enumeration of finite state machines using BDD's , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[21]  Srinivas Devadas,et al.  Test generation for highly sequential circuits , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[22]  Seh-Woong Jeong,et al.  ATPG aspects of FSM verification , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[23]  Alberto L. Sangiovanni-Vincentelli,et al.  Test generation for sequential circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[24]  Tracy Larrabee.  Efficient generation of test patterns using Boolean difference , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[25]  Alberto Sangiovanni-Vincentelli,et al.  Automatic Layout of Integrated Circuits , 1987 .