Comprehensive Study of Side-Channel Attack on Emerging Non-Volatile Memories

Emerging Non-Volatile Memories (NVMs) such as Magnetic RAM (MRAM), Spin-Transfer Torque RAM (STTRAM), Phase Change Memory (PCM) and Resistive RAM (RRAM) are very promising due to their low (static) power operation, high scalability and high performance. However, these memories bring new threats to data security. In this paper, we investigate their vulnerability against Side Channel Attack (SCA). We assume that the adversary can monitor the supply current of the memory array consumed during read/write operations and recover the secret key of Advanced Encryption Standard (AES) execution. First, we show our analysis of simulation results. Then, we use commercial NVM chips to validate the analysis. We also investigate the effectiveness of encoding against SCA on emerging NVMs. Finally, we summarize two new flavors of NVMs that can be resilient against SCA. To the best of our knowledge, this is the first attempt to do a comprehensive study of SCA vulnerability of the majority of emerging NVM-based cache.

[1]  Yier Jin,et al.  Security of emerging non-volatile memories: Attacks and defenses , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).

[2]  D. Ielmini,et al.  Modeling of Programming and Read Performance in Phase-Change Memories—Part I: Cell Optimization and Scaling , 2008, IEEE Transactions on Electron Devices.

[3]  Farid Uddin Ahmed,et al.  An Implementation of External Capacitor-less Low-DropOut Voltage Regulator in 45nm Technology with Output Voltage Ranging from 0.4V-1.2V , 2020, 2020 IEEE 38th International Conference on Computer Design (ICCD).

[4]  Ankur Srivastava,et al.  Correlation power analysis attack against STT-MRAM based cyptosystems , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[5]  A. Pirovano,et al.  Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials , 2004, IEEE Transactions on Electron Devices.

[6]  Chaitali Chakrabarti,et al.  Hierarchical modeling of Phase Change memory for reliable design , 2012, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[7]  Siva Sai Yerubandi,et al.  Differential Power Analysis , 2002 .

[8]  Hemangee K. Kapoor,et al.  DAMUS: Dynamic Allocation based on Write Frequency in MUlti-Retention STT-RAM based Last Level Caches , 2021, 2021 22nd International Symposium on Quality Electronic Design (ISQED).

[9]  Mircea R. Stan,et al.  Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM) , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[10]  F. Pellizzer,et al.  Optimization metrics for Phase Change Memory (PCM) cell architectures , 2014, 2014 IEEE International Electron Devices Meeting.

[11]  G. Servalli,et al.  A 45nm generation Phase Change Memory technology , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[12]  Shimeng Yu,et al.  Compact Modeling of RRAM Devices and Its Applications in 1T1R and 1S1R Array Design , 2015, IEEE Transactions on Electron Devices.

[13]  F. Pellizzer,et al.  Novel /spl mu/trench phase-change memory cell for embedded and stand-alone non-volatile memory applications , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[14]  Julien Bringer,et al.  There Is Wisdom in Harnessing the Strengths of Your Enemy: Customized Encoding to Thwart Side-Channel Attacks , 2016, FSE.

[15]  Jianshi Tang,et al.  A Compact Model of Analog RRAM Considering Temperature Coefficient for Neural Network Evaluation , 2021, 2021 5th IEEE Electron Devices Technology & Manufacturing Conference (EDTM).

[16]  Swaroop Ghosh,et al.  Fault injection attacks on emerging non-volatile memory and countermeasures , 2018, HASP@ISCA.

[17]  Swaroop Ghosh,et al.  SecNVM: Power Side-Channel Elimination Using On-Chip Capacitors for Highly Secure Emerging NVM , 2021, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  S. T. Woo,et al.  Magnetic Immunity Guideline for Embedded MRAM Reliability to Realize Mass Production , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).

[19]  J. Nowak,et al.  Switching distributions and write reliability of perpendicular spin torque MRAM , 2010, 2010 International Electron Devices Meeting.

[20]  Yiran Chen,et al.  Emerging non-volatile memories: Opportunities and challenges , 2011, 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).

[21]  Wieslaw Winiecki,et al.  Implementation of symmetric cryptography in embedded systems for secure measurement systems , 2011, 2011 IEEE International Instrumentation and Measurement Technology Conference.

[22]  An Chen,et al.  A review of emerging non-volatile memory (NVM) technologies and applications , 2016 .

[23]  V. Piuri,et al.  Computer security aspects in industrial instrumentation and measurements , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[24]  Yong Tae Kim,et al.  Investigation of electrical characteristics of the In3Sb1Te2 ternary alloy for application in phase‐change memory , 2009 .

[25]  Swaroop Ghosh,et al.  Replacing eFlash with STTRAM in IoTs: Security Challenges and Solutions , 2017, J. Hardw. Syst. Secur..

[26]  Francis Olivier,et al.  Electromagnetic Analysis: Concrete Results , 2001, CHES.

[27]  Thomas Peyrin,et al.  Practical Evaluation of FSE 2016 Customized Encoding Countermeasure , 2017, IACR Trans. Symmetric Cryptol..

[28]  Tosiron Adegbija,et al.  A Study of Runtime Adaptive Prefetching for STTRAM L1 Caches , 2020, 2020 IEEE 38th International Conference on Computer Design (ICCD).

[29]  Sylvain Guilley,et al.  Formally proved security of assembly code against power analysis , 2015, Journal of Cryptographic Engineering.

[30]  Shimeng Yu,et al.  Recent progress of resistive switching random access memory (RRAM) , 2012, 2012 IEEE Silicon Nanoelectronics Workshop (SNW).

[31]  Swaroop Ghosh,et al.  Security and privacy threats to on-chip Non-Volatile Memories and countermeasures , 2016, 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[32]  Swaroop Ghosh,et al.  Side-Channel Attack on STTRAM Based Cache for Cryptographic Application , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[33]  Minsu Choi,et al.  Measurement and Evaluation of Power Analysis Attacks on Asynchronous S-Box , 2012, IEEE Transactions on Instrumentation and Measurement.

[34]  Z. Diao,et al.  Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory , 2007 .

[35]  Spiridon Nikolaidis,et al.  Measurement of Power Consumption in Digital Systems , 2006, IEEE Transactions on Instrumentation and Measurement.

[36]  Christophe Clavier,et al.  Correlation Power Analysis with a Leakage Model , 2004, CHES.

[37]  Karsten Beckmann,et al.  Bilayer Ga-Sb Phase Change Memory with Intermediate Resistance State , 2021, 2021 Device Research Conference (DRC).

[38]  Jie Li,et al.  Evaluation of Correlation Power Analysis Resistance and Its Application on Asymmetric Mask Protected Data Encryption Standard Hardware , 2013, IEEE Transactions on Instrumentation and Measurement.

[39]  Xuanyao Fong,et al.  Design and Optimization of Spin-Transfer Torque MRAMs , 2015 .

[40]  Daisuke Suzuki,et al.  On measurable side-channel leaks inside ASIC design primitives , 2014, Journal of Cryptographic Engineering.