Spanning tree based state encoding for low power dissipation

In this paper we address the problem of state encoding for synchronous finite state machines. The primary goal is the reduction of switching activity in the state register. At the beginning the state transition graph is transformed into an undirected graph where the edges are labeled with the state transition probabilities. Next a maximum spanning tree of the undirected graph is constructed and we formulate the state encoding problem as an embedding of the spanning tree into a Boolean hypercube of unknown dimension. At this point a modification of Prim's maximum spanning tree algorithm is presented to limit the dimension of the hypercube for area constraints. Then we propose a polynomial time embedding heuristic, which removes the restriction of previous works, where the number of state bits used for encoding of a k-state FSM was generally limited to [log/sub 2/ k]. Next a more sophisticated embedding algorithm is presented, which takes into account the state transition probabilities not covered by the spanning tree. The resulting encodings of both algorithms often exhibit a lower switching activity and power dissipation in comparison with a known heuristic for low power state encoding.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  MUSTANG: state assignment of finite state machines targeting multilevel logic implementations , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Chi-Ying Tsui,et al.  Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs , 1994, 31st Design Automation Conference.

[3]  Robert K. Brayton,et al.  SIS : A System for Sequential Circuit Synthesis Electronics Research Laboratory Memorandum , 1992 .

[4]  N. U. Prabhu Review: D. R. Cox, H. D. Miller, The Theory of Stochastic Processes , 1966 .

[5]  David R. Cox,et al.  The Theory of Stochastic Processes , 1967, The Mathematical Gazette.

[6]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[7]  Alan Wagner,et al.  On the Complexity of the Embedding Problem for Hypercube Related Graphs , 1993, Discret. Appl. Math..

[8]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[9]  De-Sheng Chen,et al.  State Encoding of Finite State Machines for Low Power Design , 1996, J. Circuits Syst. Comput..

[10]  Chi-Ying Tsui,et al.  Low-power state assignment targeting two- and multilevel logic implementations , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  M. Livingston,et al.  Embeddings in hypercubes , 1988 .

[12]  Robert K. Brayton,et al.  Optimal State Assignment for Finite State Machines , 1985, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  L. Benini,et al.  State assignment for low power dissipation , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[14]  Ibrahim N. Hajj,et al.  Power Estimation in Sequential Circuitsy , 1995, 32nd Design Automation Conference.

[15]  José Monteiro,et al.  Power Estimation for Sequential Circuits , 1997 .

[16]  Luca Benini,et al.  State assignment for low power dissipation , 1995 .

[17]  A. Despain,et al.  Low Power State Assignment Targeting Two- And Multi-level Logic Implementations , 1994, IEEE/ACM International Conference on Computer-Aided Design.