Impact of dual-k spacer on analog performance of underlap FinFET

Multigate structures have better short channel control than conventional bulk devices due to increased gate electrostatic control. FinFET is a promising candidate among multigate structures due to its ease of manufacturability. The RF performance of FinFET is affected by gate controlled parameters such as transconductance, output conductance and total gate capacitance. In this paper we have used dual-k spacers in underlap FinFETs to improve the gate electrostatic integrity. The inner high-k spacer helps in better screening out the gate sidewall fringing fields, thereby, increasing transconductance and reducing output conductance with increase in total gate capacitance. At 16nm gate lengths, we have observed that, the intrinsic gain of dual-k spacer based FinFET can be increased by more than 100% (>6dB) without affecting cutoff frequency and maximum oscillation frequency, as compared to conventional single spacer based FinFET. Improvement in cutoff frequency by 11% and maximum oscillation frequency by 5% can be achieved, when the gate lengths are scaled down to 12nm, in addition to 2.75 times (8.8dB) increase in intrinsic gain.

[1]  Rajeevan Chandel,et al.  Design and Analysis of Sub-DT Sub-Domino Logic Circuits for Ultra Low Power Applications , 2010, J. Low Power Electron..

[2]  Ying Zhang,et al.  Extension and source/drain design for high-performance FinFET devices , 2003 .

[3]  Abhinav Kranti,et al.  Analysis of static and dynamic performance of short-channel double-gate silicon-on-insulator metal-oxide-semiconductor field-effect transistors for improved cutoff frequency , 2005 .

[4]  Kazuya Ohuchi,et al.  Source/drain engineering for sub 100-nm technology node , 2002, Ion Implantation Technology. 2002. Proceedings of the 14th International Conference on.

[5]  K. Roy,et al.  Asymmetric Drain Spacer Extension (ADSE) FinFETs for Low-Power and Robust SRAMs , 2011, IEEE Transactions on Electron Devices.

[6]  V. Trivedi,et al.  Nanoscale FinFETs with gate-source/drain underlap , 2005, IEEE Transactions on Electron Devices.

[7]  Yuan Taur,et al.  Fundamentals of Modern VLSI Devices , 1998 .

[8]  D.K. Sharma,et al.  Gate Fringe-Induced Barrier Lowering in Underlap FinFET Structures and Its Optimization , 2008, IEEE Electron Device Letters.

[9]  A. Mercha,et al.  Double-Gate finFETs as a CMOS Technology Downscaling Option: An RF Perspective , 2007, IEEE Transactions on Electron Devices.

[10]  J. An,et al.  Physical insights on design and modeling of nanoscale FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[11]  T. Liu,et al.  Dopant-Segregated Schottky Source/Drain Double-Gate MOSFET Design in the Direct Source-to-Drain Tunneling Regime , 2009, IEEE Transactions on Electron Devices.

[12]  Ji-Woon Yang,et al.  Highly Manufacturable Double-Gate FinFET With Gate-Source/Drain Underlap , 2007, IEEE Transactions on Electron Devices.

[13]  A. De Keersgieter,et al.  Channel Hot-Carrier Degradation in Short-Channel Transistors With High- $k$/Metal Gate Stacks , 2009, IEEE Transactions on Device and Materials Reliability.

[14]  J. Bokor,et al.  FinFET process refinements for improved mobility and gate work function engineering , 2002, Digest. International Electron Devices Meeting,.

[15]  M. Bohr,et al.  Asymmetric source/drain extension transistor structure for high performance sub-50 nm gate length CMOS devices , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).

[16]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[17]  Kok Wai Wong,et al.  Metal-gate FinFET and fully-depleted SOI devices using total gate silicidation , 2002, Digest. International Electron Devices Meeting,.

[18]  Anil Kottantharayil,et al.  Double Dielectric Spacer for the Enhancement of Silicon p-Channel Tunnel Field Effect Transistor Performance , 2011 .

[19]  Denis Flandre,et al.  A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTA , 1996, IEEE J. Solid State Circuits.

[20]  R. Adari,et al.  Dual-$k$ Spacer Device Architecture for the Improvement of Performance of Silicon n-Channel Tunnel FETs , 2010, IEEE Transactions on Electron Devices.

[21]  Kevin S. Jones,et al.  Ion implantation technology , 1993 .

[22]  Tsu-Jae King Liu,et al.  Comparative Study of FinFET Versus Quasi-Planar HTI MOSFET for Ultimate Scalability , 2010, IEEE Transactions on Electron Devices.

[23]  Paolo Milani,et al.  Nanostructured Refractory Metal Oxide Films Produced by a Pulsed Microplasma Cluster Source as Active Layers in Microfabricated Gas Sensors , 2011 .

[24]  Claudio Fiegna,et al.  Comparative analysis of the RF and noise performance of bulk and single-gate ultra-thin SOI MOSFETs by numerical simulation☆ , 2004 .

[25]  H.-S.P. Wong,et al.  Fabrication of metal gated FinFETs through complete gate silicidation with Ni , 2004, IEEE Transactions on Electron Devices.

[26]  N. Collaert,et al.  Analysis of the parasitic S/D resistance in multiple-gate FETs , 2005, IEEE Transactions on Electron Devices.

[27]  G. A. Armstrong,et al.  Design and Optimization of FinFETs for Ultra-Low-Voltage Analog Applications , 2007, IEEE Transactions on Electron Devices.

[28]  G. A. Armstrong,et al.  Source/Drain Extension Region Engineering in FinFETs for Low-Voltage Analog Applications , 2007, IEEE Electron Device Letters.